

Temperature Sensor

With 2K Bits

SPD EEPROM

Copyright © 2011 Giantec Semiconductor Inc. (Giantec). All rights reserved. Giantec reserves the right to make changes to this specification and its products at any time without notice. Giantec products are not designed, intended, authorized or warranted for use as components in systems or equipment intended for critical medical or surgical equipment, aerospace or military, or other applications planned to support or sustain life. It is the customer's obligation to optimize the design in their own products for the best performance and optimization on the functionality and etc. Giantec assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and prior placing orders for products.



Table of Contents

1.	Features	3
	1.1 The 2Kb SPD EEPROM Features	3
	1.2 Temperature Sensor Features	3
2.	General Description	4
	2.1 2K-bit SPD EEPROM	2
	2.2 Temperature Sensor	2
3.	Functional Block Diagram	5
	Pin Configuration	
	4.1 8-Lead UDFN	
	4.2 Pin Definition	6
	4.3 Pin Descriptions	6
5.	I ² C / SMBus Serial Interface	7
	5.1 Serial bus interface	7
	5.2 I ² C / SMBus Communication	7
	5.3 Start Condition	7
	5.4 Stop Condition	7
	5.5 Acknowledge	7
	5.6 Slave address	7
	5.7 Power-Up and Reset States	8
6.	Temperature Sensor	11
	6.1 TS Register Overview	11
	6.2 EVENT output	17
	6.3 Alarm window	17
7.	EEPROM Functional Description	19
	7.1 Read and Write Operation	19
	7.2 Write Protection	
	7.3 Reading Write Protection Status	21
8.	Electrical Characteristics	24
	8.1 Absolute Maximum Ratings	
	8.2 Operating Range	24
	8.3 Capacitance	24
	8.4 DC Electrical Characteristic	25
	8.5 AC Electrical Characteristic	26
9.	Ordering Information	27
10	. Top Markings	28
	10.1 UDFN Package	
11	. Package Information	29
	11.1 UDFN	
12	. Revision History	30



1. Features

- Supply voltage: 2.7V to 3.6V
- 2-wire serial interface I²C/SMBus compatible
- Low operating current
 - $5 \mu A (max) TS in Shutdown mode and EEPROM in Standby mode$
 - -- 200 μ A (max) TS being active and EEPROM in

1.1 The 2Kb SPD EEPROM Features

- Functionality identical to GT34C02 device
- Byte and Page Write Operations
 - Page Size up to 16 bytes
- Random and Sequential Read modes
- Self-Time Write Cycle (5ms, max)
- Automatic Address Incrementing

1.2 Temperature Sensor Features

- Temperature sensor accuracy (Grade B):
 - ±1°C from +70°C to +95°C
 - ±2°C from +40°C to +125°C
 - ±3°C from -40°C to +125°C
- Temperature sensor resolution: 0.0625°C/LSB
- The TS continuously monitors the temperature and updates the temperature data typically ten times per second. Temperature data is latched internally by the

- Standby mode
- 2 mA (max) TS in Shutdown and EEPROM are active
- Software Programmable Shutdown Mode
- Software reset feature
- Speed up to 400 kHz
- Permanent and Reversible Software data Protection for the lower 128 bytes
- Noise filter on bus inputs
- More than 1 million Erase/Write Endurance Cycles
- More than 40 years Data Retention
- Operating Temperature range: -40°C to +85°C
 - device and may be read by software from the bus host at any time.
- Temperature sampling (ADC conversion) time: 125 msec (max.)
- Hysteresis selectable set points from: 0, 1.5°C, 3°C &
 6°C
- Ambient temperature sensing range: -40°C to +125°C



2. General Description

The GT34TS02 is a Temperature Sensor (TS) product with embedded 2K-bit Serial Presence Detect (SPD) EEPROM, which is fully compatible to industrial standard I^2 C/SMBus interface and compliant to the JEDEC 42.4 specification. The EEPROM memory is organized as 256 x 8 bits and is functionally identical to the GT34C02. This product is designed for memory module applications in most PC and

Server platforms, as well as other related applications.

The unique GT34TS02 product operates from 2.7V to 3.6V and is offered in 8-pin Ultra-thin DFN package, $2 \text{ mm } \times 3 \text{ mm } \times 0.6 \text{ mm } \text{(max.)}$, which is lead-free, RoHS, halogen free or Green compliance, providing space as well as cost saving for DIMM manufactures.

2.1 2K-bit SPD EEPROM

The embedded 2K-bit serial SPD EEPROM has the functions identical to the GT34C02. One of the features is to permanently lock the data in its first half (lower) 128 bytes (address 00h to 7Fh). This feature is specifically designed for use in DRAM DIMM with SPD. All information concerning the DRAM module configuration (e.g. access speed, size, and organization) can be kept write-protected

in the first half of the memory. The second half (upper) 128 bytes of the memory (address 80h to FFh) can't be write-protected using two different software write protection mechanisms. By sending a specified sequence to the device, the first 128 bytes memory can be write-protected either permanently or resettable. The operating ambient temperature ranging is from -40°C to +85°C.

2.2 Temperature Sensor

The TS monitors the ambient temperature ranging from -40°C to 125°C. The TS includes a high precision CMOS temperature sensor, a sigma-delta analog to digital converter (ADC) and a serial interface compatible to industrial standard I²C/SMBus. The ADC default resolution is set at 12-bit (0.0625°C). The accuracy over various temperature ranges is:

- ±1°C (max) for temperature range from +70°C to +95°C
- ±2°C (max) for temperature range from +40°C to +125°
- ±3°C (max) for temperature range from -40°C to 125°C


The TS has shutdown current 5 μA (max.) with SPD EE in Standby mode.

The TS component has user-programmable registers that provide the capabilities for DIMM temperature-sensing applications. The open drain $\overline{\text{EVENT}}$ output pin is active when the monitoring temperature exceeds a programmable limit, or falls below or rises above an alarm window. The user has the option to set the $\overline{\text{EVENT}}$ output as a critical temperature output. This output can be configured to operate in either a comparator mode for thermostat operation or in interrupt mode.

4/30




3. Functional Block Diagram





4. Pin Configuration

4.1 8-Lead UDFN



4.2 Pin Definition

Pin No.	Pin Name	I/O	Definition	
1	A0	I	Device Address Input	
2	A1	I	Device Address Input	
3	A2	I	Device Address Input	
4	GND	-	Ground	
5	SDA	I/O	Serial Address, Data input and Data output (Open drain)	
6	SCL	I	Serial Clock Input	
7	EVENT	0	EVENT pin (open drain and active-low) [1]	
8	V _{CC}	-	Power Supply	

Note: [1] When active, functions as an Alert interrupt.

4.3 Pin Descriptions

SCL

This input clock pin is used to synchronize the data transfer to and from the device.

SDA

The SDA is a bi-directional pin used to transfer addresses and data into and out of the device. The SDA pin is an open drain output and can be wired with other open drain or open collector outputs. However, the SDA pin requires a pull-up resistor connected to the power supply.

A0, A1, A2

The A0, A1 and A2 are the device address inputs.

Typically, the A0, A1, and A2 pins are for hardware

addressing and a total of 8 devices can be connected on a single bus system. When A0, A1, and A2 are left floating, the inputs are defaulted to zero.

EVENT

The **EVENT** pin is an open-drain pin that can be defined by the configuration register. The **EVENT** output reacts to temperature changes as illustrated in Figure 6-2

\mathbf{v}_{cc}

Supply voltage

GND

Ground of supply voltage



5. I²C / SMBus Serial Interface

5.1 Serial bus interface

The GT34TS02 utilizes the industrial standard 2-wire bus supporting either I²C or SMBus protocol to communicate with a master controller. The master generates the SCL signal and GT34TS02 being a slave device utilizes the SCL signal to receive or send data via the SDA line. Data transfer is serial, bi-directional, and is one bit at a time with the Most Significant Bit (MSB) transferred first, and a complete I²C bus data is 1-byte. Since SDA and **EVENT** are open-drain, pull-up resistors are required.

5.2 I²C / SMBus Communication

This protocol provides the communications to

- The registers selected by the Pointer register.
- At power-up, the Pointer register is set to "00", i.e. the Capability register location.
- The Pointer register latches the last location being set to. Also, pending upon the selected bits [P2:P0] of pointer register, each data registers falls into one of two types of user accessibility:
 - Read only
 - Write / Read
- A Write to GT34TS02 will always include the address byte and the pointer byte. A Write to any register other than the pointer register, requires two data bytes.
- A Read operation can be performed in either
 - If the location latched in the Pointer register is correct (most of the time it is expected that the Pointer register will point to one of the Read Temperature registers because that will be the data most frequently read), then the Read can simply consist of an address byte, followed by retrieval of the two data bytes, OR
 - If the Pointer register needs to be set, then an address byte, pointer byte, repeat start, and another address byte will accomplish a Read
- The data byte communication transfers the MSB (Bit 7) first.
- At the end of a Read, GT34TS02 can accept either an

Acknowledge (ACK) or No Acknowledge (No ACK) status from the Master. The No ACK status is typically used as a signal for the slave that the Master has read its last byte. This device subsequently takes up to 125ms to measure the temperature.

 For the SMBus communication, conditions of 10KHz minimum clock frequency, 300ns data hold time and 50ms maximum time-out (TS only) are required.

5.3 Start Condition

The Start condition precedes all commands to the device and is defined as a High to Low transition of SDA when SCL is High. The EEPROM monitors the SDA and SCL lines and will not respond until the Start condition is met.

5.4 Stop Condition

The Stop condition is defined as a Low to High transition of SDA when SCL is High. All operations must end with a Stop condition.

5.5 Acknowledge

After a successful data transfer, each receiving device is required to generate an ACK. The Acknowledging device pulls down the SDA line.

5.6 Slave address

GT34TS02 uses 7-bit slave address, which consists of 4 fixed bits (Device Type Identifier, D0~D3) and 3 programmable bits (A0, A1 and A2), allowing a total of eight devices to co-exist on the same bus. The input of each pin is sampled at the start of each I²C/SMBus access.

The TS and EEPROM in GT34TS02 each have its own unique I²C address for the 4 bits Device Type Identifier (DTI), which are the first 4 bits of the Slave address:

- 0011: TS
- 1010 : EE
- 0110:Access software write protection operations on the EEPROM

The rest of 3 bits, A2, A1 and A0, are configurable to select one of eight possible Slave devices.

The last bit, R/\overline{w} , specifies whether a Read (1) or Write (0) operation is being performed.



Table 5.1 Device Address Format

Memory Area Function		Slave Address						
	Dev	ісе Тур	e Ident	tifier	Select Address Signals			R / W #
	D3	D2	D1	D0	A2	A1	A0	
Read/Write TS Register	0	0	1	1	A2	A1	A0	R/ w #
Read/Write EEPROM Memory		0	1	0	A2	A1	A0	R/ w #
Set Write Protection (SWP)					0	0	1	0
Clear Write Protection (CWP)					0	1	1	0
Permanently Set Write Protection (PSWP)	0	1	1	0	A2	A1	A0	0
Read SWP					0	0	1	1
Read CWP					0	1	1	1
Read PSWP					A2	A1	A0	1

Note: D3 (MSB), R/w # (LSB)

5.7 Power-Up and Reset States

5. 7.1 Power-Up Condition

After power-on, GT34TS02 is initialized to the following default condition:

- Pointer register is defaulted to 00h
- Starts monitoring local sensor
- EVENT register is cleared: EVENT output is pulled high by external pull-up resistor.
- EVENT hysteresis is defaulted to 0°C
- Critical temperature, Alarm Temperature Upper and Lower register are defaulted to 0°C
- Capability register is defaulted to 001Fh
- Operational mode: comparator

After supply voltage reaches to a stable minimum level, TS needs a minimum of 250 msec prior to perform an

appropriate measurement.

The device incorporates a power on reset circuit, which protects the internal logic against powering up into a wrong state. Nevertheless, the following conditions on power supply are recommended in the Figure 5.1.

5. 7.2 Software Reset

The device contains a reset function in case the 2-wire bus transmission on is accidentally interrupted (e.g. a power loss), or needs to be terminated mid-stream. The reset is initiated when the Master device creates a Start condition. To do this, it may be necessary for the Master device to monitor the SDA line while cycling the SCL up to nine times. (For each clock signal transition to High, the Master checks for a High level on SDA.)

Figure 5.1 POR Condition






Figure 5-2. Typical System Bus Configuration




Figure 5-3. Start and Stop Conditions




Figure 5-4. Data Validity Protocol




Figure 5-5. Output Acknowledge






Figure 5-6. Bus Timing





Figure 5-7. Write Cycle Timing





6. Temperature Sensor

6.1 TS Register Overview

The TS component in GT34TS02 includes various types of user-programmable registers. Their definitions and functions are described in the following sections.

The major registers are:

- Pointer register
- Capability register

- Configuration register
- Upper Alarm Window register
- Lower Alarm Window register
- Critical Limit register
- Temperature register
- Manufacturer ID register
- Device ID/Revision register

Table 6.1 TS Register Summary

Register Address	R/W	Default state	TS Register	
N/A	W	N/A	Pointer register	
00h	R	001Fh	Capability register (B-grade)	
01h	R/w	0000h	Configuration register	
02h	$R/\overline{\mathbf{w}}$	0000h	Upper Alarm Window register	
03h	R/W	0000h	Lower Alarm Window register	
04h	R/w	0000h	Critical Limit register	
05h	R	N/A	Temperature register	
06h	R	132Dh	Manufacturer ID register	
07h	R	3300h	Device ID/Revision register	

Note: Any illegal operations or write to invalid/reserved registers is prohibited.

6.1.1 Pointer Register

This register is an 8-bit register, which contains 3 selected bits: P

bits: P0, P1 and P2.

Table 6.2 Pointer Register Format

MSB		Pointer register								
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
0	0	0	0	0	P2	P1	P0			

Note: P2, P1 and P0 are selected bits of pointer register.

Table 6.3 Pointer Register Description

P2	P1	P0	Name	Name Description			
0	0	0	TSCap	TS capability	R	001F	
0	0	1	Conf	Configuration	$R/\overline{\mathbf{w}}$	0000	
0	1	0	Upper	Upper Alarm Window	$R/\overline{\mathbf{w}}$	0400	
0	1	1	Lower	Lower Alarm Window	R/W	00A0	
1	0	0	Critical	Critical Limit	$R/\overline{\mathbf{w}}$	0500	
1	0	1	Temp	Temperature	R	0000	
1	1	0	MID	Manufacturer ID	R	132Dh	
1	1	1	DID	Device ID / Revision	R	3300h	



6.1.2 Capability Register

This register is a 16-bit register with default value 001Fh

Table 6.4 Capability Register Format

MSB		LSB					
Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
RFU	RFU	RFU	RFU	RFU	RFU	RFU	RFU
0	0	0	0	0	0	0	0
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
RFU	RFU	RFU	Temperatur	e resolution	Range	Accuracy	Alarm & Critical Trips
0	0	0	1	1	1	1	1

Table 6.5 Capability Register Description

Bit	Symbol	R/W	Description
0	Alarm & Critical Trips	R	Basic capability.
			0: The device does not support interrupt capabilities.
			1 (Default): Has Alarm and Critical Trips capability
1	Accuracy	R	Higher accuracy bit set during manufacture.
			0: Accuracy ±2°C over the active range and ±3°C over the monitor range (C-grade)
			1 (Default): Accuracy ±1°C over the active range and ±2°C over the monitor range
			(B-grade)
2	Range	R	0: The temperature monitor clamps values lower than 0°C.
			1 (Default): can be read temperatures below 0°C and set sign bit accordingly
4:3	Temperature	R	Temperature resolution
	resolution		11 (Default): This 12-bit setting provides temperature at 0.0625°C resolution (LSB)
15:5	RFU	R	Reserved for future use. Must be Zero

6.1.3 Configuration Register

This register is a 16-bit register with default value 0000h

Table 6.6 Configuration Register Format

MSB		Configuration register (01h)								
Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8			
RFU	RFU	RFU	RFU	RFU	Hys	teresis	Shutdown TS			
0	0	0	0	0	0	0	0			
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0			
Critical Lock	EVENT Lock	Clear	EVENT	EVENT	Critical	EVENT	EVENT Mode			
			Status	Control	Event	Polarity				
0	0	0	0	0	0	0	0			



Table 6.7 Configuration Register Description

Bit	Parameter	R/W	Description					
0	EVENT	R/w	0: Comparator output mode (Default)					
	Mode		1: Interrupt mode					
			When either of the Alarm (6) or Critical (7) lock bit is set, this bit cannot be altered until					
			unlocked					
1	EVENT	R/₩	0: Low (Default)					
	Polarity		1: HIGH.					
			When either of the Alarm (6) or Critical (7) lock bit is set, this bit cannot be altered until					
			unlocked.					
2	Critical	$R/\overline{\mathbf{w}}$	0: EVENT output on Alarm or Critical temperature event (Default)					
	EVENT		1: EVENT only if temperature is above the value in the critical temperature register					
			When the alarm window lock bit (6) is set, this bit cannot be altered until unlocked.					
3	EVENT	R/ w	0: EVENT output disabled (Default)					
	Control		1: EVENT output enabled					
			When either of the lock bits (6 or 7) is set, this bit cannot be altered until unlocked.					
4	EVENT	R	0: Not assert EVENT output condition (Default)					
	Status		1: Assert EVENT output condition due to Alarm Window or Critical Trip condition.					
			The actual event causing the event can be determined from the Read Tempera					
			register. Interrupt EVENT can be cleared by writing to the 'clear EVENT ' bit. Writing to					
			this bit will have no effect					
5	Clear	W	Clear EVENT					
			0: No-effect (Default)					
			1: Clears active EVENT in Interrupt mode.					
			When read, this register always returns zero.					
			Writing to this register has no effect in Comparator mode.					
6	EVENT	R/w	Alarm Window Lock bit					
	Lock		0: Upper and Lower Alarm Window registers are unlocked and can be altered (Default).					
			1: Upper and Lower Alarm Window registers are locked and setting cannot be altered.					
			Once power-up, this bit is initially cleared. When set, this bit will return a 1 and remains					
			locked until cleared by internal power-on reset					
-	0::4:!!	5	This bit can be written with a single write and does not require double writes					
7	Critical Lock	R/ w	Critical Lock bit					
			0: Critical Limit register is unlocked and can be altered (Default)					
			1: Critical Limit register settings is locked and cannot be changed.					
			Once power-up, this bit is initially cleared. When set, this bit becomes a 1, and remains locked until cleared by internal Power on recet.					
			 locked until cleared by internal Power-on reset This bit can be written with a single write and do not require double writes. 					
8 ^[1]	Shutdown TS	R/w	O: Enable TS (Default)					
0	Siluluowii 13	r./W	1: Disable TS					
		1	1. Disable 13					



Bit	Parameter	R/\overline{W}	Description
			When disabled, entire TS component is shut down and enter into standby mode to save
			power, no events will be generated. However, all registers may be read or written to.
			• When either of the lock bits (6 or 7) is set, this bit cannot be set to 1 until they are
			unlocked.
			However, this bit can be cleared to 0 at any time. Also, power cycling will clear this bit and
			enable the TS to active mode.
10:9	Hysteresis	R/₩	00: Disable hysteresis (Default)
			01: Enable hysteresis at 1.5°C
			10: Enable hysteresis at 3°C
			11: Enable hysteresis at 6°C
			When enabled, hysteresis is applied to temperature movement around trigger points.
			Refer to Hysteresis section below for details.
15:11	RFU	R	Reserved for future use. Must be Zero

Note: [1] If either Bit 6 or Bit 7 is set, then this bit can't be set until they are unlocked.

6.1.3.1 Hysteresis

Hysteresis is applied in the following conditions like the Table 6.7, Table 6.8 and Figure 6-1.

- For example, consider the behavior of the 'Above Alarm Window' bit (Bit14) of the Temperature register with the hysteresis being set to 3 °C setting. As the ambient temperature rises and exceeds the alarm window, (i.e., when the Temperature register contains a value that is greater than the value of the Upper Alarm Window register), then Bit14 will be set to 1. If the ambient temperature decreases, Bit14 will remain set unless the measured temperature is less than or equal to 3°C below the value in the Upper Alarm Window register
- Similarly, the 'Below Alarm Window' bit (Bit13) of the Temperature register will be set to 0 when the value in the Temperature register is equal to or greater than the value in the Lower Alarm Window register. However, once the temperature decreases to less than the value in the Lower Alarm Window register minus 3°C, Bit13 will be set to 1.
- Note that hysteresis is also applied to EVENT pin functionality. When either of the lock bits (6 & 7) is set, these bits cannot be altered.

Table 6.8 Hysteresis Applied Condition

	Below Ala	rm window bit	Above Alarm window bit		
	Temperature slope	Threshold temperature	Temperature slope	Threshold temperature	
Sets	Falling	T _{LAW} - H _{YST}	Rising	Tuaw	
Clears	Rising	T _{LAW}	Falling	Tuaw - Hyst	

Note: T_{UAW} = Upper Alarm Window value; T_{LAW} = Lower Alarm Window value; H_{YST} = Absolute value of selected hysteresis; T_{CA} = Critical Alarm value








Figure 6.1 Hysteresis Applied Condition

6.1.4 Temperature Register

This register is a 16-bit register holding the temperature value

 The data of this register can be read at any time without interrupting the temperature conversion process

- The LSB (0) equals to 0.0625°C
- Bits 13 to 15 are limit setting bits

Table 6.9 Temperature Register Description

Bit	Symbol	Access	Description
12:0	TEMP	R	Temperature Value (2's complement). (LSB = 0.0625°C)

Table 6.10 Temperature Register Format

		MSB											LSB		
Bit15[*]	Bit14[*]	Bit13[*]	Bit12	Bit11	Bit10	Bit9	Bit8	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Above	Above	Below			Temperature value										
Critical	Alarm	Alarm	Sign										0		
Alarm	Window	Window													



Table 6.11 Bit[15], Bit[14], Bit[13] Description

Bit #	Definition with Hysteresis = 0
13	Below Alarm Window
	0 : temperature is equal to or above the Lower Alarm Window register
	1 : temperature is below the Lower Alarm Window register
	When the temperature is below the Lower Alarm Window value, this bit is set and will remain set as long as the
	temperature is below the Lower Limit minus the hysteresis. When the temperature meets or exceeds the Lower
	Limit, it will only be cleared.
14	Above Alarm Window
	0 : temperature is equal to or below the Upper Alarm Window register
	1 : temperature is above Upper Alarm Window register
	When the temperature is above the Upper Alarm Window value, this bit is set and will remain set as long as the
	temperature is above the Upper value. Once when the temperature drops below or equal to the Upper value minus
	the hysteresis, it will be cleared.
15	Above Critical Alarm
	0 : temperature is below the Critical Alarm register setting
	1 : temperature is equal to or above the Critical Alarm register setting
	When the temperature is above the Critical Alarm, this bit is set and will remain set as long as the temperature is
	above Critical Alarm. Once the temperature has dropped below the limit minus the hysteresis, it will automatically be
	cleared.

6.1.5 Upper Alarm Window Register

This register is a 16-bit register holding the Upper Alarm Window temperature value

LSB equals to 0.25°C

Table 6.12 Upper Alarm Window Register Format

			MSB										LSB		
Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
0	0	0	Sign		Upper Alarm Window Temperature value						0	0			

6.1.6 Lower Alarm Window Register

This register is a 16-bit register holding the Lower Alarm Window temperature value

LSB equals to 0.25°C

Table 6.13 Lower Alarm Window Register Format

MSB											LSB				
Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
0	0	0	Sign		Lower Alarm Window Temperature value								0	0	



6.1.7 Critical Alarm Register

This register is a 16-bit register holding the Critical Alarm temperature value

● LSB equals to 0.25°C

Table 6.14 Critical Alarm Register Format

			MSB										LSB		
Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
0	0	0	Sign		Critical Alarm Temperature value						0	0			

6.1.8 Manufacturer's ID Register

This register is a 16-bit register for Manufacturer ID (132Dh)

6.1.9 Device ID Register

This register is a 16-bit register for Device ID (3300h)

• The upper byte stores a unique number Device ID.

6.2 EVENT output

The **EVENT** pin is an open-drain output whose function can be programmed as an interrupt, comparator, or critical alarm mode.

6.2.1 Interrupt Mode

When the temperature exceeds the value in either the Upper or Lower Alarm Window register, the device will trigger the **EVENT** interrupt. By writing a "1" to the Clear **EVENT** Bit[5] of Configuration Register will clear the status.

6.2.2 Comparator Mode

The **EVENT** pin remains asserted until the temperature falls below the value programmed in the Upper Alarm Window register or rises above the value programmed in the Lower Alarm Window register, or until the range of these alarm registers are reprogrammed and the temperature falls inside the Alarm limits.

6.2.3 Critical Mode

When the temperature reaches beyond a critical temperature, the device switches to the comparator mode automatically and triggers the **EVENT** interrupt. Such state will remain as long as the temperature stays above the

• The lower byte holds the revision value.

critical setting. Under such condition, the **EVENT** Status cannot be cleared through the clear **EVENT** bit or SMBus Alert.

When the temperature drops below critical temperature, the **EVENT** output can be only cleared and the device reverts back to either interrupt or comparator mode, pending upon the programmed status of Bit 0 (**EVENT** mode) in the Configuration register. Or performing the SMBus Alert Response address (ARA), if SMBus is utilized.

All event thresholds use hysteresis as programmed in the Configuration register.


6.3 Alarm window

The alarm window consists of two registers: an Upper Alarm Window register (02h) and a Lower Alarm Window register (03h). The Upper Alarm Window register holds the upper temperature point, while the Lower Alarm Window register holds the lower temperature point. When the **EVENT** control is enabling, the **EVENT** output will be triggered whenever entering or exiting the alarm window.





Figure 6.2 Hysteresis Applied Condition





7. EEPROM Functional Description

7.1 Read and Write Operation

For EE, all functions on Read, Write, software protections and others are the same as GT34C02, which includes byte

write, page write, random access read, current address read, sequential read, SWP, CWP and PSWP.

Figure 7.1 Command Configuration

Pin	Connect	tion ^[1]		Slave I	Device	Addres	S					
A2	A1	A0	Bit	7	6	5	4	3	2	1	0	
A2	A1	A0		1	0	1	0	A2	A1	A0	R/W	Normal Instruction ^[2]
A2	A1	A0		0	1	1	0	A2	A1	A0	R/W	Permanent Write Protection Instruction ^[2]
GND	GND	V _{HV}		0	1	1	0	0	0	1	0	Set Write Protection (SWP)
GND	Vcc	V _{HV}		0	1	1	0	0	1	1	0	Clear Write Protection (CWP)
GND	GND	V _{HV}		0	1	1	0	0	0	1	1	Read SWP
GND	Vcc	V _{HV}		0	1	1	0	0	1	1	1	Read CWP

Figure 7.2 Byte Write






Figure 7.3 Page Write




Figure 7.4 Current Address Read




Figure 7.5 Random Address Read





Figure 7.6 Sequential Read





7.2 Write Protection

7.2.1 Software Write Protection

The EEPROM has two software write-protection features, allowing the lower half of the memory area (addresses 0x00 to 0x7F) to be temporarily or permanently write protected. Software write-protection is handled by three instructions:

SWP: Set Write Protection

CWP: Clear Write Protection

PSWP: Permanently Set Write Protection

The level of write-protection (set or cleared) that has been defined using these instructions, remains defined even after a power cycle.

7.2.2 SWP and CWP

If the software write-protection has been set with the SWP instruction, it can be cleared again with a CWP instruction. The two instructions (SWP and CWP) have the same format as a Byte Write instruction, but with a different Device Type Identifier. Like the Byte Write instruction, it is followed by an address byte and a data byte, but in this case the contents are all "Don't Care". Another difference is that the voltage, V_{HV} must be applied on the A0 pin, and specific logical levels must be applied on the other two A1 pin and A2 pin.

7.2.3 **PSWP**

If the software write-protection has been set with the PSWP instruction, the first 128 bytes of the memory are permanently write-protected. This write-protection cannot be cleared by any instruction, or by power-cycling the

device. Also, once the PSWP instruction has been successfully executed, the SPD EE no longer acknowledges any instruction (with a Device Type Identifier of 0110) to access the write-protection settings. The slave respond with ACK or No ACK depends on the flag status (See Table 7.1)

7.3 Reading Write Protection Status

The status of software write protection can be determined using these instructions:

- Read SWP: Read Write Protection Status
- Read PSWP: Read Permanently Set Write Protection Status

7.3.1 Read SWP

The host issues a Read SWP command. If Software Write Protection has not been set, the device replies to the data byte with an Ack. If Software Write Protection has been set, the device replies to the data byte with a NoAck (See Table 7.1).

7.3.2 Read PSWP

The host issues a Read PSWP command. If Permanent Software Write Protection has not been set, the device replies to the data byte with an Ack. If Permanent Software Write Protection has been set, the device replies to the data byte with a NoAck (See Table 7.1).



Figure 7.7 Set PSWP




Figure 7.8 Read PSWP






Table 7.1 ACK Status

Normal Instructions			-									
Command Comm			N	lormal Inst	ructions							
Read	Command	PSWP	RSWP	ACK	Addroce	ACK	Data Buto	Data Byte	Write			
Write 0 0 ACK 00h-FFh ACK Data Byte ACK Yes Write 1 X ACK 00h-7Fh ACK Data Byte NoACK No Write X 1 ACK 00h-7Fh ACK Data Byte NoACK No PSWP Write X X ACK 80h-FFh ACK Data Byte ACK Yes PSWP (Permanent) RSWP (Reversible) ACK Address ACK Address Data Byte ACK Cycle Read PSWP Status (Permanent) 0 X ACK Dummy ACK Dummy Byte ACK Yes Set PSWP 0 X ACK Dummy ACK Dummy Byte ACK Yes Set PSWP 1 X NoACK - - - - No Reversible Instructions Read SWP Status (Permanent) Reversible) ACK ACK Dummy Byte AC	Command	(Permanent)	(Reversible)				,					
Write 1 X ACK 00h-7Fh ACK Data Byte NoACK No Write X 1 ACK 00h-7Fh ACK Data Byte NoACK No Permanent Instructions Command PSWP (Permanent) (Reversible) (Revers	Read	Х	Х	ACK	00h-FFh	ACK	Data Byte	ACK	No			
Write X 1 ACK 00h-7Fh ACK Data Byte NoACK No Write X X ACK 80h-FFh ACK Data Byte ACK Yes PSWP Formanent Permanent) RSWP RSWP RSWP Reversible) ACK Command Command Address Address Address Address Address Address Address Data Byte ACK Write Cycle Read PSWP Status 1 X NoACK - - - - NoACK No Set PSWP 0 X ACK Dummy Address ACK Dummy Byte ACK Yes Set PSWP 1 X NoACK - - - - No Reversible Instructions Reversible Instructions PSWP (Permanent) (Reversible) Command (Reversible) C	Write	0	0	ACK	00h-FFh	ACK	Data Byte	ACK	Yes			
Note	Write	1	Χ	ACK	00h-7Fh	ACK	Data Byte	NoACK	No			
PSWP	Write	Χ	1	ACK	00h-7Fh	ACK	Data Byte	NoACK	No			
Command	Write	Χ	Х	ACK	80h-FFh	ACK	Data Byte	ACK	Yes			
Read PSWP Status 1			Pei	rmanent In	structions	;						
Read PSWP Status 1 X NoACK - - - NoACK NoACK - - NoACK NoACK - - - NoACK Yes Set PSWP 0 X ACK Dummy Address ACK Dummy Byte ACK Yes Set PSWP 1 X NoACK - - - - No Command PSWP PSWP (Permanent) Reversible Instructions Reversible Instructions Command PSWP Status ^[3] 0 0 ACK Address ACK Address Data Byte ACK Cycle Write ACK Cycle Read SWP Status ^[3] 0 0 ACK - - - - No Read SWP Status ^[3] 1 0 NoACK - - - - No Read CWP status ^[2] 1 X NoACK - - - - No Read CWP status ^[2] 1 X N	Command				Address		Data Byte					
Set PSWP 0	Read PSWP Status ^[3]	0	Х	ACK		NoACK	Dummy Byte	NoACK	No			
Set PSWP	Read PSWP Status	1	Χ	NoACK	1	•	-	-	No			
Command	Set PSWP	0	Х	ACK	•	ACK	Dummy Byte	ACK	Yes			
Command PSWP (Permanent) (Reversible) RSWP (Reversible) ACK command command Address ACK Address Data Byte ACK Data Byte ACK Cycle Write ACK Cycle Read SWP Status [3] 0 0 ACK - - - - No Read SWP Status [3] 1 0 NoACK - - - - No Read SWP Status [3] 1 1 NoACK - - - - No Read CWP status [2,3] 0 X ACK - - - No Read CWP status [2,3] 0 X ACK - - - No Read CWP status [2,3] 1 X NoACK - - - No Set RSWP 0 0 ACK Dummy Address ACK Dummy Byte ACK Yes Set RSWP 1 0 NoACK - - - - No Set RSWP 1 1 NoACK <td>Set PSWP</td> <td>1</td> <td>Х</td> <td>NoACK</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>No</td>	Set PSWP	1	Х	NoACK	-	-	-	-	No			
Command (Permanent) (Reversible) Command Address Address Data Byte ACK Cycle	Reversible Instructions											
Read SWP Status 0 0 ACK - - - No Read SWP Status 0 1 NoACK - - - No Read SWP Status 1 0 NoACK - - - - No Read SWP Status 1 1 NoACK - - - - No Read CWP status (2.3) 0 X ACK - - - No Read CWP status (2.3) 0 X ACK - - - No Read CWP status (2.3) 0 X ACK - - - No Read CWP status (2.3) 0 X ACK - - - No Read CWP status (2.3) 0 X ACK Dummy ACK No Set RSWP 0 0 ACK Dummy ACK Dummy Byte ACK Yes Clear RSWP 0 0 <td>Command</td> <td>_</td> <td>_</td> <td></td> <td>Address</td> <td></td> <td>Data Byte</td> <td></td> <td></td>	Command	_	_		Address		Data Byte					
Read SWP Status 0 1 NoACK - - - - No Read SWP Status 1 0 NoACK - - - - No Read SWP Status 1 1 NoACK - - - - No Read CWP status ^[2,3] 0 X ACK - - - - No Read CWP status ^[2,3] 1 X NoACK - - - - No Set RSWP 0 0 ACK Dummy Address ACK Dummy Byte ACK Yes Set RSWP 1 0 NoACK - - - - No Set RSWP 1 1 NoACK - - - - No Clear RSWP 0 0 ACK Dummy Address ACK Dummy Byte ACK Yes Clear RSWP 1 0 NoACK -	Read SWP Status ^[3]				-	-	-					
Read SWP Status 1 1 NoACK - - - - No Read CWP status ^[2] 0 X ACK - - - - No Read CWP status ^[2] 1 X NoACK - - - - No Set RSWP 0 0 ACK Dummy Address ACK Dummy Byte ACK Yes Set RSWP 1 0 NoACK - - - - No Set RSWP 1 1 NoACK - - - No Set RSWP 1 1 NoACK - - - No Clear RSWP 0 0 ACK Dummy Address ACK Dummy Byte ACK Yes Clear RSWP 0 1 ACK Dummy Address ACK Dummy Byte ACK Yes		0	1	NoACK	-	-	-	-	No			
Read CWP status ^[2,3] 0 X ACK - - - - No Read CWP status ^[2] 1 X NoACK - - - - No Set RSWP 0 0 ACK Dummy Address ACK Dummy Byte ACK Yes Set RSWP 1 0 NoACK - - - - No Set RSWP 1 1 NoACK - - - - No Clear RSWP 0 0 ACK Dummy Address ACK Dummy Byte ACK Yes Clear RSWP 1 0 NoACK - - - - - No Clear RSWP 0 1 ACK Dummy AcK Dummy Byte ACK Yes	Read SWP Status ^[3]	1	0	NoACK	-	-	-	-	No			
Read CWP status ^[2] 1 X NoACK - - - - No Set RSWP 0 0 ACK Dummy Address ACK Dummy Byte ACK Yes Set RSWP 0 1 NoACK - - - - No Set RSWP 1 0 NoACK - - - - No Set RSWP 1 1 NoACK - - - - No Clear RSWP 0 0 ACK Dummy Address ACK Dummy Byte ACK Yes Clear RSWP 0 1 ACK Dummy Address ACK Dummy Byte ACK Yes	Read SWP Status	1	1	NoACK	-	-	-	-	No			
Read CWP status ^[2] 1 X NoACK - - - - No Set RSWP 0 0 ACK Dummy Address ACK Dummy Byte ACK Yes Set RSWP 0 1 NoACK - - - - No Set RSWP 1 0 NoACK - - - - No Set RSWP 1 1 NoACK - - - - No Clear RSWP 0 0 ACK Dummy Address ACK Dummy Byte ACK Yes Clear RSWP 0 1 ACK Dummy Address ACK Dummy Byte ACK Yes	Read CWP status ^[2,3]	0	Х	ACK	-	-	-	-	No			
Set RSWP 0 0 ACK Address ACK Dummy Byte ACK Yes Set RSWP 0 1 NoACK - - - - No Set RSWP 1 1 NoACK - - - - No Clear RSWP 0 0 ACK Dummy Address ACK Dummy Byte ACK Yes Clear RSWP 1 0 NoACK - - - - No Clear RSWP 0 1 ACK Dummy Address ACK Dummy Byte ACK Yes		1	Х	NoACK	-	-	-	-	No			
Set RSWP 0 1 NoACK - - - - No Set RSWP 1 0 NoACK - - - - No Set RSWP 1 1 NoACK - - - - No Clear RSWP 0 0 ACK Dummy Address ACK Dummy Byte ACK Yes Clear RSWP 0 1 ACK Dummy Address ACK Dummy Byte ACK Yes	Set RSWP	0	0	ACK	•	ACK	Dummy Byte	ACK	Yes			
Set RSWP 1 1 NoACK - - - - No Clear RSWP 0 0 ACK Dummy Address ACK Dummy Byte ACK Yes Clear RSWP 1 0 NoACK - - - - No Clear RSWP 0 1 ACK Dummy Address ACK Dummy Byte ACK Yes	Set RSWP	0	1	NoACK	-	-	-	-	No			
Clear RSWP 0 0 ACK Dummy Address ACK Dummy Byte ACK Yes Clear RSWP 1 0 NoACK - - - - No Clear RSWP 0 1 ACK Dummy Address ACK Dummy Byte ACK Yes	Set RSWP	1	0	NoACK	-	-	-	-	No			
Clear RSWP 0 0 ACK Address ACK Dummy Byte ACK Yes Clear RSWP 1 0 NoACK No Clear RSWP 0 1 ACK Dummy Address ACK Dummy Byte ACK Yes	Set RSWP	1	1	NoACK	-	-	-	-	No			
Clear RSWP 1 0 NoACK - - - - No Clear RSWP 0 1 ACK Dummy Address ACK Dummy Byte ACK Yes	Clear RSWP	0	0	ACK	,	ACK	Dummy Byte	ACK	Yes			
Clear RSVP 0 1 ACK Address ACK Dummy Byte ACK Yes	Clear RSWP	1	0	NoACK	-	-	-	_	No			
	Clear RSWP	0	1	ACK		ACK	Dummy Byte	ACK	Yes			
	Clear RSWP	1	1	NoACK		-	-	-	No			

Note:[1] X = Don't care

^[2] Read CWP status yields the same result as Read PSWP Status

 $^{^{[3]}}$ Read out Don't Care Dummy Address and Dummy Data is optional





8. Electrical Characteristics

8.1 Absolute Maximum Ratings

Symbol	Parameter	Value	Unit
V_{CC}	Supply Voltage	-0.3 to + 4.2	V
V _N	Voltage on SDA, SCL and EVENT Pins	-0.3 to + 4.2	V
V_{A0}	Voltage on pin A0	-0.3 to +10	V
I _{sink}	Sink Current on SDA, SCL and EVENT Pins	-1 to +12.0	mA
$T_{J(max)}$	Maximum Junction Temperature	150	°C
T _{stg}	Storage Temperature	-65 to +150	°C

Note: Stress greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition outside those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

8.2 Operating Range

Range	Ambient Temperature (T _A)	Vcc
Industrial	-40°C to +85°C	2.7V to 3.6V

Note: Giantec offers Industrial grade for Commercial applications (0°C to +70°C).

8.3 Capacitance

Symbol	Parameter ^[1, 2]	Conditions	Max.	Unit
C _{IN}	Input Capacitance	$V_{IN} = 0V$	6	pF
C _{I/O}	Input / Output Capacitance	$V_{I/O} = 0V$	8	pF

Notes: [1] Tested initially and after any design or process changes that may affect these parameters and not 100% tested.

 $^{^{\}text{[2]}}$ Test conditions: T_{A} = 25°C, f = 1 MHz, V_{CC} = 2.7V to 3.6V, unless otherwise specified.



8.4 DC Electrical Characteristic

V_{CC} = 2.7V to 3.6V, T_{amb} = -40 °C to +85 °C, unless otherwise specified

Symbol	Parameter ^[1]	Conditions	Min.	Тур.	Max.	Unit
V _{CC}	Supply voltage		2.7	3.3	3.6	V
I _{LIH} , I _{LIL} ,I _{LOH} , I _{LOL}	Input/Output Leakage current	V _{PIN} =V _{CC} or GND			±4	μА
I _{CC1}	Operating current	TS active and EE standby			200	uA
I _{CC2}	Operating current	TS shutdown and EE active			2	mA
I _{SD}	Shutdown current	TS shutdown, EE standby (I ² C/SMBus inactive)			5	uA
V_{IH}	Input High Voltage	SCL, SDA	0.7* V _{CC}		V _{CC} +0.5	V
V _{IL}	Input Low Voltage	SCL, SDA	-0.5		0.3* V _{CC}	V
V_{HV}	A0 High Voltage	V_{HV} - $V_{CC} \ge 4.8V$	7		10	V
V	Output Law Valtage	I _{OL} =2.1mA, 2.7V<=V _{CC} <=3.6V			0.4	V
V _{OL}	Output Low Voltage	I _{OL} =0.7mA, V _{CC} =2.7V			0.2	V
I _{OL} EVENT	Output Low Sink Current on EVENT	V _{OL} =0.4V	1			mA
I _{OL_SDA}	Output Low Sink Current on SDA	V _{OL} =0.6V	6			mA
	Temporatura concer (TC) conuracy	T _{amb} = 70 °C to 95 °C			±1.0	°C
TS _{Acc}	Temperature sensor (TS) accuracy (B-grade)	T _{amb} = 40 °C to 125 °C			±2.0	°C
	(b-grade)	T _{amb} = -40 °C to 125 °C			±3.0	°C
TS _{Res}	TS Resolution	12-bit ADC			0.0625	°C/LSB
R _{ADC}	ADC Resolution				12	Bits
TS _{Conv}	Conversion Rate				125	ms

Notes: [1] Not all parameters are 100% tested.

This specification only indicates how often temperature information is updated to the Temperature Register. Accuracy (express in $^{\circ}$ C) = difference between the output temperature and the measured temperature



8.5 AC Electrical Characteristic

Vcc = 2.7V to 3.6V, T_{amb} = 25°C, unless otherwise specified

Symbol	Parameter [1]	Min.	Тур.	Max.	Unit
F _{SCL}	SCL clock frequency	10		400	kHz
T _{LOW}	Low period of SCL clock	1300			ns
T _{HIGH}	High period of SCL clock	600			ns
T _{BUF}	Bus free time between a Stop and a Start conditions	1300			ns
T _{SU;STA}	Start condition Setup time	600			ns
T _{HD;STA}	Start condition Hold time	600			ns
T _{SU;STO}	Stop condition Setup time	600			ns
T _{SU;DAT}	Data In Setup time	100			ns
T _{HD;DAT} ^[2]	Data In Hold time	0			ns
T _{DH}	Data Out Hold Time	300		900	ns
T _{AA}	SCL Low to SDA Data Out	200		900	ns
T _{WR}	Write Cycle			5	ms
T _R	Rise time of SDA and SCL			300	ns
T _F	Fall time of SDA and SCL			300	ns
Т	Noise Suppression time			100	ns
T _{PU} ^[3]	Power-up to temperature measurement	250			ms
T _{time-out} [4]	Bus time-out (TS only)	20		50	ms

Notes: [1] Not all parameters are 100% tested.


 $^{^{[2]}}$ For the SMBus, 300 ns data in hold time, $T_{\text{HD:DAT}},$ is required.

 $^{^{[3]}}$ After V_{CC} reaches the nominal value, 250msec is required prior to a valid temperature measurement

^[4] The SMBus has a time-out of up to 50 ms for TS.



9. Ordering Information



Industrial Grade: -40°C to +85°C, Lead-free

Voltage Range	Part Number*	Package (8-pin)*
2.7V to 3.6V	GT34TS02-3UDLI-TR	2 x 3 x 0.55 mm Ultra-thin DFN

1. Contact Giantec Sales Representatives for availability and other package information.

- 2. The listed part numbers are packed in tape and reel "-TR". UDFN is 5K per reel.
- 3. Refer to Giantec website for related declaration document on lead free, RoHS, halogen free or Green, whichever is applicable.
- 4. Giantec offers Industrial grade for Commercial applications (0°C to +70°C).

27/30



10. Top Markings

10.1 UDFN Package



GT: Giantec Logo

81: GT34TS02-3UDLI-TR


YWW: Date Code, Y=year, WW=week



11. Package Information

11.1 UDFN

8L 2x3mm UDFN Package Outline



Note:

- 1. Controlling Dimension:MM
- 2. Drawing is not to scale



12. Revision History

Revision	Date	Descriptions
A0	Dec. 2010	Initial version
A1	Mar. 2011	New datasheet format