

10MHz, Low Power, CMOS, Rail-to-Rail Operational Amplifier

Advanced

1. Features

- Single-Supply Operation from +2.2V ~ +5.5V
- Rail-to-Rail Input / Output
- Gain-Bandwidth Product: 10MHz (Typ.)
- Low Input Bias Current: 10pA (Typ.)

- Low Offset Voltage: 5mV (Max.)
- Quiescent Current: 800µA per Amplifier (Typ.)
- Operating Temperature: -40°C ~ +125°C
- Available in SOT23-5 and SOP8 Packages

2. General Description

The GT7121 is wideband, low-noise, low-distortion dual operational amplifier, that offer rail-to-rail inputs/outputs and single-supply operation down to 2.2V. They draw 1.6mA of quiescent supply current while featuring ultra-low distortion (0.0002% THD+N), as well as low input voltage-noise density ($15nV/\sqrt{Hz}$) and low input current-noise density ($0.5fA/\sqrt{Hz}$). These features make the devices an ideal choice for applications that require low distortion and/or low noise.

These amplifiers have inputs and outputs which swing rail-to-rail and their input common-mode voltage range includes ground. The maximum input offset of these amplifiers is less than 5mV. The GT7121 are unity-gain stable with a gain-bandwidth product of 10MHz. The GT7121 is available in SOT23-5 and SOP8 packages. The extended temperature range of -40°C to +125°C over all supply voltages offers additional design flexibility.


3. Applications

- Portable Equipment
- Mobile Communications
- Smoke Detector
- Sensor Interface

- Medical Instrumentation
- Battery-Powered Instruments
- Handheld Test Equipment

4. Pin Configuration

4.1 GT7121 SOP23-5 and SOP8 (Top View)



Copyright © 2010 Giantec Semiconductor Inc. (Giantec). All rights reserved. Giantec reserves the right to make changes to this specification and its products at any time without notice. Giantec products are not designed, intended, authorized or warranted for use as components in systems or equipment intended for critical medical or surgical equipment, aerospace or military, or other applications planned to support or sustain life. It is the customer's obligation to optimize the design in their own products for the best performance and optimization on the functionality and etc. Giantec assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and prior placing orders for products.



Figure 1. Pin Assignment Diagram (SOP23-5 and SOP8 Package)

Note: Please see section "**Part Markings**" for detailed Marking Information.



5. Application Information

5.1 Size

GT7121 series op amps are unity-gain stable and suitable for a wide range of general-purpose applications. The small footprints of the GT7121 series packages save space on printed circuit boards and enable the design of smaller electronic

5.2 Power Supply Bypassing and Board Layout

GT7121 series operates from a single 2.2V to 5.5V supply or dual ±1.1V to ±2.75V supplies. For best performance, a 0.1µF ceramic capacitor should be placed close to the V_{DD} pin in single supply operation. For dual supply operation, both V_{DD} and V_{SS} supplies should be bypassed to ground with separate 0.1µF ceramic capacitors.

5.3 Low Supply Current

The low supply current (typical 400µA) of GT7121 series will help to maximize battery life. They are ideal for battery powered systems

5.4 Operating Voltage

GT7121 series operate under wide input supply voltage (2.2V to 5.5V). In addition, all temperature specifications apply from -40 °C to +125 °C. Most behavior remains unchanged throughout the full operating voltage range. These guarantees ensure operation throughout the single Li-Ion battery lifetime

5.5 Rail-to-Rail Input

The input common-mode range of GT7121 series extends 100mV beyond the supply rails (Vss-0.1V to Vpp+0.1V). This is achieved by using complementary input stage. For normal operation, inputs should be limited to this range.

5.6 Rail-to-Rail Output

Rail-to-Rail output swing provides maximum possible dynamic range at the output. This is particularly important when operating in low supply voltages. The output voltage of GT7121 series can typically swing to less than 10mV from supply rail in light resistive loads (>100k Ω), and 60mV of supply rail in moderate resistive loads (10k Ω).

5.7 Capacitive Load Tolerance

The GT7121 series can directly drive 250pF capacitive load in unity-gain without oscillation. Increasing the gain enhances the amplifier's ability to drive greater capacitive loads. In unity-gain configurations, the capacitive load drive can be improved by inserting an isolation resistor R_{ISO} in series with the capacitive load, as shown in *Figure 2*.




Figure 2. Indirectly Driving a Capacitive Load Using Isolation Resistor

The bigger the R_{ISO} resistor value, the more stable V_{OUT} will be. However, if there is a resistive load R_L in parallel with the capacitive load, a voltage divider (proportional to $R_{\text{ISO}}/R_{\text{L}}$) is formed, this will result in a gain error.

The circuit in *Figure 3* is an improvement to the one in *Figure 2*. R_F provides the DC accuracy by feed-forward the V_{IN} to R_I. C_F and R_{ISO} serve to counteract the loss of phase margin by feeding the high frequency component of the output signal back to the amplifier's inverting input, thereby preserving the phase margin in the overall feedback loop. Capacitive drive can be increased



by increasing the value of C_F. This in turn will slow down the pulse response.




Figure 3. Indirectly Driving a Capacitive Load with DC Accuracy

5.8 Differential amplifier

The differential amplifier allows the subtraction of two input voltages or cancellation of a signal common the two inputs. It is useful as a computational amplifier in making a differential to single-end conversion or in rejecting a common mode signal. Figure 4. shown the differential amplifier using GT7121.




Figure 4. Differential Amplifier

$$V_{\text{OUT}} = (\frac{R_1 + R_2}{R_3 + R_4}) \frac{R_4}{R_1} V_{\text{IN}} - \frac{R_2}{R_1} V_{\text{IP}} + (\frac{R_1 + R_2}{R_3 + R_4}) \frac{R_3}{R_1} V_{\text{REF}}$$

If the resistor ratios are equal (i.e. $R_1=R_3$ and $R_2=R_4$), then

$$V_{\text{OUT}} = \frac{R_2}{R_1} (V_{\text{IP}} - V_{\text{IN}}) + V_{\text{REF}}$$

5.9 Instrumentation Amplifier

The input impedance of the previous differential amplifier is set by the resistors R1, R2, R3, and R4. To maintain the high input impedance, one can use a voltage follower in front of each input as shown in the following two instrumentation amplifiers.

5.10 Three-Op-Amp Instrumentation Amplifier

The dual GT7121 can be used to build a three-op-amp instrumentation amplifier as shown in *Figure 5*.






Figure 5. Three-Op-Amp Instrumentation Amplifier

The amplifier in *Figure 5* is a high input impedance differential amplifier with gain of R_2/R_1 . The two differential voltage followers assure the high input impedance of the amplifier.

$$V_o = (1 + \frac{R_4}{R_3})(V_{\rm IP} - V_{\rm IN})$$

5.11 Two-Op-Amp Instrumentation Amplifier

GT7121 can also be used to make a high input impedance two-op-amp instrumentation amplifier as shown in *Figure 6*.




Figure 6. Two-Op-Amp Instrumentation Amplifier

Where R₁=R₃ and R₂=R₄. If all resistors are equal, then V_o = $2(V_{IP}$ - $V_{IN})$



5.12 Single-Supply Inverting Amplifier

The inverting amplifier is shown in Figure 6. The capacitor C_1 is used to block the DC signal going into the AC signal source V_{IN} . The value of R_1 and R_2 set the cut-off frequency to R_2 . The DC gain is defined by $V_{OUT} = -(R_2/R_1)V_{IN}$




Figure 7. Single Supply Inverting Amplifier

5.13 Low Pass Active Filter

The low pass active filter is shown in *Figure 8*. The DC gain is defined by $-R_2/R_1$. The filter has a -20dB/decade roll-off after its corner frequency $f_C=1/(2\pi R_3 C_1)$.




Figure 8. Low Pass Active Filter

5.14 Sallen-Key 2nd Order Active Low-Pass Filter

GT7121 can be used to form a 2^{nd} order Sallen-Key active low-pass filter as shown in *Figure 9*. The transfer function from V_{IN} to V_{OUT} is given by

$$\frac{V_{OUT}}{V_{IN}}(S) = \frac{\frac{1}{C_1 C_2 R_1 R_2} A_{LP}}{S^2 + S(\frac{1}{C_1 R_1} + \frac{1}{C_1 R_2} + \frac{1}{C_2 R_2} - \frac{A_{LP}}{C_2 R_2}) + \frac{1}{C_1 C_2 R_1 R_2}}$$

Where the DC gain is defined by A_{LP}=1+R₃/R₄, and the corner frequency is given by

$$\mathbf{OC} = \sqrt{\frac{1}{C_1 C_2 R_1 R_2}}$$

The pole quality factor is given by



$$\frac{\omega C}{Q} = \frac{1}{C_1 R_1} + \frac{1}{C_1 R_2} + \frac{1}{C_2 R_2} - \frac{A_{LP}}{C_2 R_2}$$

Let R1=R2=R and C1=C2=C, the corner frequency and the pole quality factor can be simplified as below

$$\omega_C = \frac{1}{CR}$$

And $Q=2-R_3/R_4$




Figure 9. Sanllen-Key 2nd Order Active Low-Pass Filter

5.15 Sallen-Key 2nd Order high-Pass Active Filter

The 2^{nd} order Sallen-key high-pass filter can be built by simply interchanging those frequency selective components R_1 , R_2 , C_1 , and C2 as shown in Figure 10.




Figure 10. Sanllen-Key 2nd Order Active High-Pass Filter

$$\frac{V_{OUT}}{V_{IN}}(S) = \frac{S^2 A_{HP}}{S^2 + S(\frac{1}{C_1 R_1} + \frac{1}{C_2 R_2} + \frac{1 - A_{HP}}{C_1 R_1}) + \frac{1}{C_1 C_2 R_1 R_2}}$$

Where $A_{HP}=1+R_3/R_4$



6. Electrical Characteristics

6.1 Absolute Maximum Ratings

Condition	Min	Max			
Power Supply Voltage (V _{DD} to Vss)	-0.5V	+7V			
Analog Input Voltage (IN+ or IN-)	Vss-0.5V V _{DD} +0.5V				
PDB Input Voltage	Vss-0.5V +7V				
Operating Temperature Range	-40°C +125°C				
Junction Temperature	+150°C				
Storage Temperature Range	-65°C +150°C				
Lead Temperature (soldering, 10sec)	+300°C				
Package Thermal Resistance (T _A =+25 °C)					
SOP8, θ _{JA}	130°C				
MSOP8, θ _{JA}	210°C				

Note: Stress greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions outside those indicated in the operational sections of this specification are not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.



6.2 Electrical Characteristics

(V_{DD} = +5V, V_{SS} = 0V, V_{CM} = 0V, V_{OUT} = $V_{DD}/2$, R_L =100K tied to $V_{DD}/2$, SHDNB = V_{DD} , T_A = -40°C to +125°C, unless otherwise noted. Typical values are at T_A =+25°C.) (Notes 1)

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units	
Supply-Voltage Range	V_{DD}	Guaranteed by the PSRR test	2.2	-	5.5	V	
Quiescent Supply Current (per		$V_{DD} = 3V$	-	0.8	-	A	
Amplifier)	I _{DD}	$V_{DD} = 5V$	-	0.8	1.2	mA mA	
		T _A = +25°C	-	-	±5		
Input Offset Voltage	Vos	T _A = -40°C to +85°C	-	-	-	mV	
		$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$	-	-	±1.5		
Input Offset Voltage Tempco	ΔV _{OS} /ΔT		-	±0.3	±6	μV/°C	
Input Bias Current	I _B	(Note 3)	-	±1	±100	pА	
Input Offset Current	los	(Note 3)	-	±1	±100	pА	
Input Common-Mode Voltage	\/	Guaranteed by the T _A = 25°C	-0.2	-	V _{DD} +0.2	· V	
Range	V _{CM}	CMRR test T _A = -40°C to +125°C	0	-	V _{DD} 0	V	
Common-Mode Rejection Ratio	CMRR	$Vss-0.2V \le V_{CM} \le V_{DD} + 0.2V$ $T_A = +25^{\circ}C$	-	75	-		
		Vss≤V _{CM} ≤5V T _A = +25°C	65	80	-	dB	
		Vss-0.2V \leq V _{CM} \leq V _{DD} +0.2V T _A = -40°C to +125°C	-	65	-		
Power-Supply Rejection Ratio	PSRR	$V_{DD} = +2.2V \text{ to } +5.5V$	75	90	-	dB	
Open-Loop Voltage Gain	A _V	R _L =100k Ω to V _{DD} /2, 100mV≤V _O ≤V _{DD} -125mV	90	100	-		
		$R_L=1k\Omega$ to $V_{DD}/2$, $200mV \le V_O \le V_{DD} - 250mV$	75	85	-	dB	
		R _L =500 Ω to V _{DD} /2, 350mV \leq V _O \leq V _{DD} -500mV	55	65	-		
Output Voltage Swing	V _{ОUТ}	$\begin{aligned} V_{IN+} - V_{IN-} &\geq 10 mV \\ V_{DD} - V_{OH} \end{aligned}$	-	10	35		
		$R_L = 10k\Omega$ to $V_{DD}/2$ $V_{OL}-V_{SS}$	-	10	30		
		$\begin{aligned} V_{IN+} - V_{IN-} &\geq 10 mV \\ V_{DD} - V_{OH} \end{aligned}$	-	80	200	mV	
		$R_L = 1k\Omega$ to $V_{DD}/2$ $V_{OL}-V_{SS}$	-	50	150		
		$\begin{aligned} V_{IN+}-V_{IN-} &\geq 10mV \\ V_{DD}-V_{OH} \end{aligned}$		100	350		



		$R_L = 500\Omega$ to $V_{DD}/2$		00	200	
		V _{OL} -V _{SS}		80	260	
Output Short-Circuit Current	I _{SC}	Sinking or Sourcing	-	±50	-	mA
PDB Logic Low	V _{IL}		-	-	0.8	V
PDB Logic High	V _{IH}		2	-	-	V
Turn-On Time	T _{ON}		-	2.2	-	μs
Turn-Off Time	T _{OFF}		-	0.8	-	μs
Output Leakage Current	I _{LEAK}	Shutdown Mode (PDB = V_{SS}), $V_{OUT} = V_{SS}$ to V_{DD} ±0.001		±1.0	μΑ	
Input Capacitance	C _{IN}			10		pF
Gain Bandwidth Product	GBW	$A_V = +1V/V$	-	10	-	MHz
Slew Rate	SR	$A_V = +1V/V$	-	4.5	-	V/µs
Full Power Bandwidth		Av = +1V/V	-	0.4	-	MHz
Phase Margin	φ _m	Av = +1V/V	-	55	-	deg
Gain Margin	G _m	Av = +1V/V	-	12	-	dB
Settling Time	ts	To 0.01%, $V_{OUT} = 2V$ step $A_V = +1V/V$	-	1	-	μs
Capacitive-Load Stability	C _{LOAD}	No sustained oscillations. Av = +1V/V	-	200 -		pF
Peak-to-Peak Input Noise Voltage (Note 5)	e _n (p-p)	f = 0.1Hz to 10Hz	-	5	-	μVp-р
Input Voltage Noise Density	en	f = 10Hz	-	60	-	nV/√Hz
		f = 1 kHz	-	30	-	
		f = 30kHz	-	15	-	
Input Current Noise Density	in	f = 1 kHz				fA/√Hz
Total Harmonic Distortion plus	THD+N	$V_{OUT} = 2Vp-p,$				
Noise		Av = +1V/V, $f = 1kHz$	-	0.0001	-	
		RL = $10k\Omega$ to GND $f = 20kHz$	-	0.002	-	%
		$V_{OUT} = 2Vp-p,$				/0
		Av = +1V/V, $f = 1kHz$	-	0.0002	-	
		$RL = 1k\Omega$ to GND $f = 20kHz$	-	0.004	-	


Note 1: All devices are 100% production tested at $T_A = +25$ °C; all specifications over the automotive temperature range is guaranteed by design, not production tested.

Note 2: Parameter is guaranteed by design.

Note 3: Peak-to-peak input noise voltage is defined as six times RMS value of input noise voltage.



7. Ordering Information



GT Giantec

Order Number	Package Description	Package Option		
GT7121-TFGI-TR	SOT23-5	Tape and Reel 3000		
GT7121-GGI-TR	SOP8	Tape and Reel 4000		



8. Part Markings

8.1 GT7121-TFGI (Top View)

	<u>1</u> <u>2</u>	<u>Y</u> <u>W</u>	
121	GT7121-TFGI		
•	Pin 1 Indicator		
Y	Seal Year	W	Seal Week
2010 (1st half year)	Α	Week 01	A
2010 (2nd half year)	В	Week 02	В
2011 (1st half year)	С		
2011 (2nd half year)	D	Week 26	Z
2012 (1st half year)	E	Week 27	A
2012 (2nd half year)	F	Week 28	В
2022 (2nd half year)	Z	Week 52	Z



8.2 GT7121-GGI (Top View)

<u>G</u>	<u>T</u>	7				<u>G</u>	<u>G</u>	
				Lot Number				
				<u> </u>				
•		<u>Y</u>	<u> </u>	<u>w</u>	<u>w</u>	<u>s</u>	<u>v</u>	

GT7121GGI

Lot Number States the last 9 characters of the wafer lot information

Pin 1 IndicatorYYSeal Year

00 = 2000 01 = 2001 99 = 2099

WW Seal Week

01 = Week 1 02 = Week 2

.

51 = Week 51 52 = Week 52

Subcon Code

J = ASESH

L = ASEKS


Die Version

S




9. Package Information

9.1 **SOP8**





9.2 MSOP8





10. Revision History

Revision	Date	Descriptions
A0	Oct.,2011	Initial Version