inter_{sil}

HA-5147

120MHz, Ultra-Low Noise Precision Operational Amplifiers

FN2910 Rev 1.00 November 6, 2015

DATASHEET

The <u>HA-5147</u> operational amplifier features an unparalleled combination of precision DC and wideband high speed characteristics. Utilizing the Intersil D. I. technology and advanced processing techniques, this unique design unites low noise (3.2nV/ $\sqrt{\text{Hz}}$) precision instrumentation performance with high speed (35V/µs) wideband capability.

This amplifier's impressive list of features include low V_{OS} (30mV), wide gain bandwidth (120MHz), high open loop gain (1500V/mV) and high CMRR (120dB). Additionally, this flexible device operates over a wide supply range (±5V to ±20V) while consuming only 140mW of power.

Using the HA-5147 allows designers to minimize errors while maximizing speed and bandwidth in applications requiring gains greater than ten.

This device is ideally suited for low level transducer signal amplifier circuits. Other applications which can utilize the HA-5147's qualities include instrumentation amplifiers, pulse or RF amplifiers, audio preamplifiers and signal conditioning circuits.

This device can easily be used as a design enhancement by directly replacing the 725, OP25, OP06, OP07, OP27 and OP37 where gains are greater than ten.

Features

٠	Slew rate				35V/µs
---	-----------	--	--	--	--------

• Wide gain bandwidth (A_V \geq 10) 1	.20MHz
+ Low noise $\ldots \ldots 3.2 nV/\sqrt{Hz}$	at 1kHz
• Low V _{OS}	. 30µV


- High CMRR 120dB
- High gain 1500V/mV

Applications

- High speed signal conditioners
- Wide bandwidth instrumentation amplifiers
- · Low level transducer amplifiers
- Fast, low level voltage comparators
- · Highest quality audio preamplifiers
- Pulse/RF amplifiers
- For further design ideas see application note AN553

Pin Configuration

HA-5147 (CERDIP) TOP VIEW



Ordering Information

PART NUMBER	PART MARKING	TEMP. RANGE (°C)	PACKAGE	PKG. DWG. #
HA7-5147-2	HA7- 5147-2	-55 to +125	8 Ld CerDIP	F8.3A
HA7-5147R5254 (<u>Note 1</u>)	HA7- 5147R5254	-55 to +125	8 Ld CerDIP with Pb-free Hot Solder DIP Lead Finish (SnAgCu)	F8.3A

NOTE:

 Intersil Pb-free hermetic packaged products employ SnAgCu or Au termination finish, which are RoHS compliant termination finishes and compatible with both SnPb and Pb-free soldering operations. Ceramic dual in-line packaged products (CerDIPs) do contain lead (Pb) in the seal glass and die attach glass materials. However, lead in the glass materials of electronic components are currently exempted per the RoHS directive. Therefore, ceramic dual inline packages with Pb-free termination finish are considered to be RoHS compliant.

Absolute Maximum Ratings T_A = +25°c

Voltage Between V+ and V- Terminals	
Differential Input Voltage (<u>Note 2</u>)	0.7V
Output Current	. Full Short-circuit Protection

Operating Conditions

Temperature Range

Thermal Information

Thermal Resistance (Typical)	θ _{JA} (°C/W)	θ 」_C (°C∕W)		
CERDIP Package (<u>Note 3</u>)	135	50		
Maximum Junction Temperature (Hermetic Package)				
Maximum Storage Temperature Range	6	5°C to +150°C		
Maximum Lead Temperature (Soldering 10s))	+300°C		

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTES:

- 2. For differential input voltages greater than 0.7V, the input current must be limited to 25mA to protect the back-to-back input diodes.
- 3. θ_{JA} is measured with the component mounted on an evaluation PC board in free air.

PARAMETER	TEST CONDITIONS	TEMP. (°C)	MIN	ТҮР	MAX	UNITS
INPUT CHARACTERISTICS						
Offset Voltage		25	-	30	100	μV
		Full	-	70	300	μV
Average Offset Voltage Drift		Full	-	0.4	1.8	µV∕°C
Bias Current		25	-	15	80	nA
		Full	-	35	150	nA
Offset Current		25	-	12	75	nA
		Full	-	30	135	nA
Common Mode Range		Full	±10.3	±11.5	-	v
Differential Input Resistance (Note 4)		25	0.8	4	-	MΩ
Input Noise Voltage (<u>Note 5</u>)	0.1Hz to 10Hz	25	-	0.09	0.25	μV _{P-P}
Input Noise Voltage Density (<u>Note 6</u>)	f = 10Hz	25	-	3.8	8.0	nV/√Hz
	f = 100Hz		-	3.3	4.5	nV/√Hz
	f = 1000Hz		-	3.2	3.8	nV/√Hz
Input Noise Current Density (Note 6)	f = 10Hz	25	-	1.7	-	pA∕√Hz
	f = 100Hz		-	1.0	-	pA∕√Hz
	f = 1000Hz		-	0.4	0.6	pA∕√Hz
TRANSFER CHARACTERISTICS			1	I	I	
Minimum Stable Gain		25	10	-	-	V/V
Large Signal Voltage Gain	$V_{OUT} = \pm 10V, R_L = 2k\Omega$	25	700	1500	-	V/mV
		Full	300	800	-	V/mV
Common Mode Rejection Ratio	V _{CM} = ±10V	Full	100	120	-	dB
Gain-bandwidth Product	f = 10kHz	25	120	140	-	MHz
	f = 1MHz		-	120	-	MHz

Electrical Specifications $V_{SUPPLY} = \pm 15V, C_L \le 50pF, R_S \le 100\Omega.$

$\label{eq:super-static} \mbox{Electrical Specifications} \quad v_{\mbox{SUPPLY}} = \pm 15 \mbox{V}, \mbox{C}_L \leq 50 \mbox{pF}, \mbox{R}_S \leq 100 \mbox{\Omega}. \mbox{ (Continued)}$

PARAMETER	TEST CONDITIONS	ТЕМР. (°С)	MIN	ТҮР	МАХ	UNITS
OUTPUT CHARACTERISTICS						
Output Voltage Swing	R _L = 600Ω	25	±10.0	±11.5	-	v
	$R_L = 2k\Omega$	Full	±11.4	±13.5	-	v
Full Power Bandwidth (Note 7)		25	445	500	-	kHz
Output Resistance	Open Loop	25	-	70	-	Ω
Output Current		25	16.5	25	-	mA
TRANSIENT RESPONSE (Note 8)						
Rise Time		25	-	22	50	ns
Slew Rate	$V_{OUT} = \pm 3V$	25	28	35	-	V/µs
Settling Time	Note 9	25	-	400	-	ns
Overshoot		25	-	20	40	%
POWER SUPPLY CHARACTERISTICS				1		
Supply Current		25	-	3.5	-	mA
		Full	-	-	4.0	mA
Power Supply Rejection Ratio	$V_S = \pm 4V$ to $\pm 18V$	Full	-	16	51	μV/V

NOTES:

4. This parameter value is based upon design calculations.

5. Refer to Typical Performance section starting on page 6.


6. The limits for this parameter are established based on lab characterization, and reflect lot-to-lot variation.

7. Full power bandwidth established based on slew rate measurement using: $FPBW = \frac{Slew Rate}{2\pi V_{PEAK}}$. 8. Refer to Test Circuits section on page 4.


8. Refer to Test Circuits section on page 4.

9. Settling time is specified to 0.1% of final value for a 10V output step and $A_V = -10$.

Test Circuits and Waveforms








Vertical Scale: Input = 0.5V/DIV Output = 5V/DIV Horizontal Scale: 500ns/DIV

FIGURE 2. LARGE SIGNAL RESPONSE



Vertical Scale: Input = 10mV/DIV Output = 100mV/DIV Horizontal Scale: 100ns/DIV

FIGURE 3. SMALL SIGNAL RESPONSE





FIGURE 4. SETTLING TIME TEST CIRCUIT

intersil


Schematic Diagram








Application Information



NOTE: Tested offset adjustment range is $|V_{OS} + 1mV|$ minimum referred to output. Typical range is $\pm 4mV$ with $R_P = 10k\Omega$.


FIGURE 5. SUGGESTED OFFSET VOLTAGE ADJUSTMENT



NOTE: Low resistances are preferred for low noise applications as a $1k\Omega$ resistor has $4nV/\sqrt{Hz}$ of thermal noise. Total resistances of greater than $10k\Omega$ on either input can reduce stability. In most high resistance applications, a few picofarads of capacitance across the feedback resistor will improve stability.

FIGURE 6. SUGGESTED STABILITY CIRCUITS

Typical Performance Curves $T_A = +25^{\circ}C$, $V_{SUPPLY} = \pm 15V$, unless otherwise specified.



Typical Performance Curves $T_A = \pm 25^{\circ}C$, $V_{SUPPLY} = \pm 15V$, unless otherwise specified. (Continued)







FIGURE 9. NOISE vs SUPPLY VOLTAGE












FIGURE 10. CMRR vs FREQUENCY




FIGURE 12. OPEN LOOP GAIN AND PHASE vs FREQUENCY




FIGURE 14. NORMALIZED SLEW RATE vs TEMPERATURE

Typical Performance Curves $T_A = \pm 25^{\circ}C$, $V_{SUPPLY} = \pm 15V$, unless otherwise specified. (Continued)




FIGURE 15. SUPPLY CURRENT vs TEMPERATURE




FIGURE 17. CLOSED LOOP GAIN AND PHASE vs FREQUENCY





FIGURE 16. V_{OUT} MAX (UNDISTORTED SINEWAVE OUTPUT) vs FREQUENCY



 $A_{CL} = 25,000V/V; E_N = 0.08 \mu V_{P\!-P} RTI$ Horizontal Scale = 1s/DIV; Vertical Scale = 0.02 \mu V/DIV

FIGURE 18. PEAK-TO-PEAK NOISE VOLTAGE (0.1Hz TO 10Hz)

Die Characteristics

DIE DIMENSIONS:

104 mils x 65 mils x 19 mils 2650µm x 1650µm x 483µm

METALLIZATION:

Type: Al, 1% Cu Thickness: 16kÅ ±2kÅ

SUBSTRATE POTENTIAL (POWERED UP):

V-

Metallization Mask Layout

PASSIVATION:

Type: Nitride (Si_3N_4) over Silox $(SiO_2, 5\%$ Phos.) Silox Thickness: $12k\dot{A} \pm 2k\dot{A}$ Nitride Thickness: $3.5k\dot{A} \pm 1.5k\dot{A}$


TRANSISTOR COUNT:

63

PROCESS:

Bipolar Dielectric Isolation

HA-5147



Revision History

The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to the web to make sure that you have the latest revision.

DATE	REVISION	CHANGE
November 6, 2015	FN2910.10	Updated to newest standards and layout. Figure 18 page 8. Changed Vertical Scale = 0.002µV/Div to: Vertical Scale = 0.02µV/DIV Added Revision History and About Intersil sections to page 10

About Intersil


Intersil Corporation is a leading provider of innovative power management and precision analog solutions. The company's products address some of the largest markets within the industrial and infrastructure, mobile computing and high-end consumer markets.

For the most updated datasheet, application notes, related documentation and related parts, please see the respective product information page found at <u>www.intersil.com</u>.

You may report errors or suggestions for improving this datasheet by visiting <u>www.intersil.com/ask</u>.

Reliability reports are also available from our website at www.intersil.com/support

Ceramic Dual-In-Line Frit Seal Packages (CERDIP)



NOTES:

- 1. Index area: A notch or a pin one identification mark shall be located adjacent to pin one and shall be located within the shaded area shown. The manufacturer's identification shall not be used as a pin one identification mark.
- 2. The maximum limits of lead dimensions b and c or M shall be measured at the centroid of the finished lead surfaces, when solder dip or tin plate lead finish is applied.
- 3. Dimensions b1 and c1 apply to lead base metal only. Dimension M applies to lead plating and finish thickness.
- 4. Corner leads (1, N, N/2, and N/2+1) may be configured with a partial lead paddle. For this configuration dimension b3 replaces dimension b2.
- 5. This dimension allows for off-center lid, meniscus, and glass overrun.
- 6. Dimension Q shall be measured from the seating plane to the base plane.
- 7. Measure dimension S1 at all four corners.
- 8. N is the maximum number of terminal positions.
- 9. Dimensioning and tolerancing per ANSI Y14.5M 1982.
- 10. Controlling dimension: INCH

F8.3A MIL-STD-1835 GDIP1-T8 (D-4, CONFIGURATION A) 8 LEAD CERAMIC DUAL-IN-LINE FRIT SEAL PACKAGE

	INCHES MILLIMET			ETERS	
SYMBOL	MIN MAX		MIN	MAX	NOTES
А	-	0.200	-	5.08	-
b	0.014	0.026	0.36	0.66	2
b1	0.014	0.023	0.36	0.58	3
b2	0.045	0.065	1.14	1.65	-
b3	0.023	0.045	0.58	1.14	4
С	0.008	0.018	0.20	0.46	2
c1	0.008	0.015	0.20	0.38	3
D	-	0.405	-	10.29	5
E	0.220	0.310	5.59	7.87	5
е	0.100 BSC		2.54 BSC		-
eA	0.300	BSC	7.62 BSC		-
eA/2	0.150	BSC	3.81 BSC		-
L	0.125	0.200	3.18	5.08	-
Q	0.015	0.060	0.38	1.52	6
S1	0.005	-	0.13	-	7
α	90 ⁰	105 ⁰	90 ⁰	105 ⁰	-
aaa	-	0.015	-	0.38	-
bbb	-	0.030	-	0.76	-
ccc	-	0.010	-	0.25	-
М	-	0.0015	-	0.038	2, 3
Ν	8	3	٤	3	8

Rev. 0 4/94

© Copyright Intersil Americas LLC 2003-2015. All Rights Reserved. All trademarks and registered trademarks are the property of their respective owners.

For additional products, see www.intersil.com/en/products.html

Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted in the quality certifications found at www.intersil.com/en/support/qualandreliability.html

Intersil products are sold by description only. Intersil may modify the circuit design and/or specifications of products at any time without notice, provided that such modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. Accordingly, the reader is cautioned to verify that datasheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

