
HA13631T

CD-ROM Combo Driver

HITACHI

ADE-207-320 (Z)
1st Edition
Feb. 2000

Description

The HA13631T is combination of Spindle, Focus, Tracking, Slide, Tray designed for CD-ROM and have following functions and features.


Functions

- 1.5 A spindle driver
- 0.75 A focus driver
- 0.75 A tracking driver
- 1.0 A slide driver
- 0.75 A tray driver
- Over temperature shut down (OTSD)

Features

- Corresponds to both of sensor motor and sensorless motor
- All direct PWM drive
- Low on resistance
- Low power dissipation
- Small thin surface mount package

Pin Arrangement



(Top view)


Pin Description

Pin No.	Pin Name	Function
1	ASGND	Actuator small signal GND
2	SLDIN	SLD driver control input
3	OP3IN	Inverted input of OP amp. 3 for SLD driver control
4	OP4IN	Inverted input of OP amp. 4 for TRY driver control
5	VSLD	SLD driver power supply
6	TRYIN	TRY driver control input
7	SLDP	SLD driver P output
8	SLDN	SLD driver N output
9	SLDGND	SLD and TRY driver GND
10	VTRY	TRY driver power supply
11	TRYP	TRY driver P output
12	TRYN	TRY driver N output
13	BSTGND	Booster GND
14	BP1	Booster pumping capacitor connection
15	BP2	Booster pumping capacitor connection
16	VBST	Booster output pin. This circuit generates a voltage about two times of the VSPN pin.
17	U	U phase output
18	RNF	SPN driver current detection
19	V	V phase output
20	W	W phase output
21	EXTCOM	COMM signal on/off control and FGOUT switching. (Refer to the Timing Chart)
22	FGOUT	FG output (Refer to the Timing Chart) open drain
23	COMM	Start-up clock input pin for sensorless (Refer to the Timing Chart)
24	BRKSEL	To select the brake mode (Refer to the Truth Table)
25	CE	Chip enable (Refer to the Truth Table)
26	HB	Hall bias switch
27	HU+	U-phase Hall +input, and U-phase B-EMF connection pin for sensorless
28	ASGND	Actuator small signal GND
29	ASGND	Actuator small signal GND
30	VSPN	SPN driver power supply
31	HU-	U-phase Hall -input, and center tap connection pin for sensorless
32	HV+	V-phase Hall +input, and V-phase B-EMF connection pin for sensorless
33	HV-	V-phase Hall -input, and center tap connection pin for sensorless

Pin Description (cont)


Pin No.	Pin Name	Function
34	HW+	W-phase Hall +input, and W-phase B-EMF connection pin for sensorless
35	HW-	W-phase Hall -input, and center tap connection pin for sensorless
36	VCTL	SPN driver control input
37	REFIN	Reference voltage for control inputs. Common to all drivers.
38	RT	Reference voltage. The IC's internal reference current is determined by this voltage and the external resistor Rt.
39	CT1	Time constant for clock oscillation. The oscillator frequency is determined by the external capacitor and resistor Ct1 and Rt.
40	CT2	Time constant for PWM carrier. The amplitude is determined by the value of the external capacitor Ct1.
41	PWMDC	Phase compensation connection pin for matching PWM carrier DC level with REFIN
42	SGND	SPN small signal GND
43	VSS	Control block power supply. 5 V
44	OP2IN	Inverted input of OP amp. 2 for TRK driver control
45	TRKIN	TRK driver control input
46	TRKN	TRK driver N output
47	TRKP	TRK driver P output
48	FCSGND	FCS and TRK driver GND
49	VFCS	FCS driver power supply
50	FCSP	FCS driver P output
51	FCSN	FCS driver N output
52	FCSN	FCS driver control input
53	OP1IN	Inverted input of OP amp. 1 for FCS driver control
54	NC	No connection
55	NC	No connection
56	ASGND	Actuator small signal GND

Block Diagram




Timing Chart

1. Start-up




- Notes: 1. $T1$ to $T10$, and T_{mext} are set by CPU.
 2. B-EMF sensing is masked while $COMM = H$.
 Also, when $EXTCOM = H$, B-EMF sensing is masked during the period from $T1$ to $T6$.

2. Acceleration



3. Running



Truth Table

Table 1 CE and BRKSEL


CE	BRKSEL	SPN Driver	FCS Driver	TRK Driver	SLD Driver	TRY Driver
L	L	Z	Z	Z	Z	Z
	H	Enable *2	Enable	Enable	Z	Enable
H	L	Enable *3	Enable	Enable	Enable	Z
	H	Enable *2	Enable	Enable	Enable	Z

Notes: 1. Z: Hi impedance
 2. Short brake mode
 3. Reverse brake mode

Table 2 EXTCOM and COMM

EXTCOM	COMM	T1~T6 Mask	T7~ Mask	FGOUT (@P = 12)	Logic
L	L	OFF	Internal	6 cycle/rotation	Corresponds to sensor
	H	OFF	Internal		Corresponds to sensorless
H	L	ON	Internal	36 pulse/rotation	
	H	ON	External		

Application



External Components

Parts No.	Reccomended Value	Reccomended Range	Purpose	Note
R101a~d	2.4 kΩ	≤ 22 kΩ	Filter resistor and atenuation for B-EMF	1
R102a~d	7.5 kΩ	≤ 22 kΩ	Filter resistor and atenuation for B-EMF	1
R103, R104	—	≤ 220 kΩ	for FCS driver gain setting	
R105, R106	—	≤ 220 kΩ	for TRK driver gain setting	
R107, R108	—	≤ 220 kΩ	for SLD driver gain setting	
R109, R110	—	≤ 220 kΩ	for TRY driver gain setting	5
Rnf	0.25 Ω	≥ 0.25 Ω	SPN driver current detection resistor	2
Rt	6.8 kΩ	≥ 5 kΩ	Reference current setting	
C101	—	≥ 0.1 μF	for Power supply by passing	
C102	0.1 μF	—	for Booster pumping	
C103	0.47 μF	—	for Booster output smoothing	
C104	2200 pF	—	for PWM carrier oscillation DC level adjustment	
C105a~d	0.1 μF	—	for B-EMF filter	1
Ct1	100 pF	—	Time constant for CLK oscillation	3, 4
Ct2	400 pF	—	PWM carrier generation time constant	3, 4

Notes: 1. The values of R101a~d, R102a~d, and C105a~d are determined by the following equation.

Where, N_{omax} : Maximum rotation speed (rpm)

P : Number of spindle motor poles (Total number of S poles and N poles)

$$\frac{R_{101}}{R_{102}} \geq \frac{1}{4} \quad (\text{at } V_{spn} = 5 \text{ V})$$

$$C_{105x} = \frac{11}{N_{omax} P} \left(\frac{1}{R_{101x}} + \frac{1}{R_{102x}} \right)$$

2. The output current maximum value $I_{ospnmax}$ of SPN driver is controlled according to the following equation. However, V_{spncl} is the current limiter reference voltage. (See the electrical characteristics)

$$I_{ospnmax} = \frac{V_{spncl}}{R_{nf}}$$

3. The CLK oscillation frequency f_{clk} and $R_{t1} \cdot C_{t1}$ are related by the following equation.

$$f_{clk} = \frac{V_{rt}}{2 C_{t1} R_{t1} (V_{ct1h} - V_{ct1l})}$$

Where, V_{rt} : RT pin voltage (See the electrical characteristics)

V_{ct1h} : CT1 pin high voltage (See the electrical characteristics)

V_{ct1l} : CT1 pin low voltage (See the electrical characteristics)

4. The PWM carrier frequency f_{pwm} and the amplitude A_{pwm} are determined by the following equation.

$$f_{pwm} = \frac{V_{rt}}{8 C_{t1} R_t (V_{ct1h} - V_{ct1l})}$$

$$A_{pwm} = \frac{4 C_{t1}}{C_{t2}} (V_{ct1h} - V_{ct1l})$$

However, $C_{t2} = 4 C_{t1}$

5. As $5 \text{ k}\Omega$ appears as an internal resistance at TRYIN (pin 6), caution is required when marking the gain setting.

Absolute Maximum Ratings (Ta = 25°C)

Item	Symbol	Rating	Unit	Note
Control block supply voltage	Vss	7	V	1
SPN supply voltage	Vspn	7	V	1
FCS & TRK supply voltage	Vfcs	9.5	V	1
SLD supply voltage	Vsld	7	V	1
TRY supply voltage	Vtry	9.5	V	1
Input voltage	Vin	0 to Vss	V	2
SPN output current	Iospn	1.5 (2.5)	A	3
FCS output current	Iofcs	0.75 (1.5)	A	3
TRK output current	Iotrk	0.75 (1.5)	A	3
SLD output current	Iosld	1.0 (1.5)	A	3
TRY output current	Iotry	0.75 (1.5)	A	3
Power dissipation	Pt	2.5	W	4
Junction temperature	Tj	150	°C	1
Storage temperature range	Tstg	-55 to +125	°C	

Note: 1. Operating range is shown below.


Vss = 4.5 to 5.5 V, Vspn = 4.25 to 5.75 V, Vfcs = 4.25 to 8.5 V, Vsld = 4.25 to 5.75 V, Vtry = 4.25 to 8.5 V, Tjopr = -20 to +135°C

When operating with Vfcs > Vss, it is necessary to set Vtry = Vfcs. Also, settings must be made that satisfy the following condition:

$$Vtry + Vss - Vsld \leq 8.5 \text{ V}$$

2. Applied to analog and logic input.

3. Values in parentheses are peak values. ASO (Area of Safety Operation) is shown below.



4. Thermal resistance is shown below.

$\theta_{j-tab} \leq 6^\circ\text{C/W}$ (back side tab soldering area is 70% or more)

$\theta_{j-a1} \leq 30^\circ\text{C/W}$ (mounted on 4 layer glass-epoxy board, back side tab soldering area is 70% or more)

Electrical Characteristics

($T_a = 25^\circ\text{C}$, $V_{SS} = 5\text{ V}$, $V_{SPN} = 12\text{ V}$, $V_{FCS} = 5\text{ V}$, $V_{SLD} = 12\text{ V}$)

Item	Symbol	Min	Typ	Max	Unit	Test Conditions	Applicable Pins	Note	
Quiescent current	I _{SS0}	—	0.2	0.5	mA	CE = L	VSS		
	I _{SPN0}	—	0.1	0.2	mA		VSPN		
	I _{FCS0}	—	—	0.1	mA		VFCS		
	I _{SLD0}	—	—	0.1	mA		VSLD		
	I _{TRY0}	—	—	0.1	mA		VTRY		
	I _{SS1}	—	25	35	mA	CE = H All load open	VSS		
	I _{SPN1}	—	—	1.0	mA		VSPN		
	I _{FCS1}	—	—	1.0	mA		VFCS		
	I _{SLD1}	—	—	1.0	mA		VSLD		
	I _{TRY1}	—	4.0	6.0	mA		VTRY		
Logic input	Input current	I _{IN}	—	—	±10	μA	V _{IN} = 0 to V _{SS}	EXTCOM,	
	Low level voltage	V _{IL}	—	—	0.8	V		COMM,	
	High level voltage	V _{IH}	2.0	—	—	V		BRKSEL, CE	
Logic output 1	Low level voltage	V _{OL}	—	0.2	0.4	V	I _O = 1 mA	FGOUT	
	Leakage current	I _{CER1}	—	—	±10	μA	V _{CE} = 5.5 V		
Logic output 2	Low level voltage	V _{OL}	—	0.3	0.6	V	I _O = 15 mA	HB	
	Leakage current	I _{CER1}	—	1.2	1.5	μA	V _{CE} = 5.5 V		
SPN driver	Output on resistance	R _{ONSPN}	—	1.2	1.5	Ω	I _O = 1.0 A	U, V, W	1
	Leakage current	I _{OFFSPN}	—	—	±100	μA	V _{SPN} = 15 V		
	Slew rate	SR _{SPN}	—	60	—	V/μs	Load open		5
	Current limiter voltage	V _{SPNCL}	—	0.25	±10%	V	R _{NF} = 0.25 Ω		RNF
FCS/ TRK driver	Output on resistance	R _{ONFCS}	—	3.0	3.75	Ω	I _O = 0.5 A	FCSP/N, TRKP/N	1
	Leakage current	I _{OFFFCS}	—	—	±100	μA	V _{FCS} = 15 V		
	Slew rate	SR _{FCS}	—	60	—	V/μs	Load open		5
SLD driver	Output on resistance	R _{ONSLD}	—	2.0	2.5	Ω	I _O = 1.0 A	SLDP/N	1
	Leakage current	I _{OFFSLD}	—	—	±100	μA	V _{SLD} = 15 V		
	Slew rate	SR _{SLD}	—	60	—	V/μs	Load open		5

Electrical Characteristics

(Ta = 25°C, Vss = 5 V, Vspsn = 12 V, Vfcs = 5 V, Vsld = 12 V) (cont)

Item	Symbol	Min	Typ	Max	Unit	Test Conditions	Applicable Pins	Note	
TRY driver	Output on resistance	Rontry	—	3.0	3.75	Ω	Io = 0.5 A	TRYP/N	1
	Leakage current	Iofftry	—	—	±100	μA	Vtry = 15 V		
	Slew rate	SRtry	—	125	—	V/μs	Load open		5
CLK OSC	RT voltage	Vrt	—	1.37	±5%	V		RT	
	CT1 charge current	Ict1p	—	180	±10%	μA	Rt = 6.8 kΩ	CT1	
	CT1 discharge current	Ict1n	—	-180	±10%	μA	Rt = 6.8 kΩ		
	CT1 high voltage	Vct1h	—	2.7	±0.1	V			
	CT1 low voltage	Vct1l	—	1.47	±0.1	V			
	CLK oscillation frequency	fclk	—	460	±10%	kHz	Ct1 = 100 pF		
Bias	Drive frequency	fbst	—	fclk/2	—	kHz		BP1	
	Output voltage	Vbst	16.0	16.5	—	V	Vspsn = 12 V	VBST	
			9.0	9.5	—	V	Vspsn = 5 V		
PWM carrier	PWM frequency	fpwm	—	fclk/4	—	kHz		CT2	
	CT2 charge current	Ict2p	—	180	±10%	μA	Rt = 6.8 kΩ		
	CT2 discharge current	Ict2n	—	-180	±10%	μA	Rt = 6.8 kΩ		
	DC feedback resistance	Rdc	—	20	±20%	kΩ		PWMDC	
	Offset voltage	Vospwm	—	—	±30	mV			
Zero cross detection	Common mode input voltage range	Vczd	0	—	4.0	V		HU+/-, HV+/-, HW+/-	
	Input voltage range	Vinzd	50	—	—	mVpp			
	Hysteresis	Vhyszd	11	16	21	mVpp			
	FGOUT pulse width	Tmint	—	64/ fclk	±4/ fclk	μs		FGOUT	
SPN control	Input current	Ictl	—	—	±3.0	μA	Vctl = 0.5 to 4.5 V	VCTL	
	Dead zone voltage	Vdzctl	±50	—	±200	mV			2
	REFIN voltage range	Vref	1.0	—	2.65	V		REFIN	4
	Control gain	Dspn	119	139	159	%/V	Ct2 = 680 pF, Ct1 = 100 pF	U, V, W	2

Electrical Characteristics

($T_a = 25^\circ\text{C}$, $V_{ss} = 5\text{ V}$, $V_{spn} = 12\text{ V}$, $V_{fcs} = 5\text{ V}$, $V_{sld} = 12\text{ V}$) (cont)

Item		Symbol	Min	Typ	Max	Unit	Test Conditions	Applicable Pins	Note
OP1~ OP4	Input current	I _{inop}	—	—	±0.1	μA	V _{in} = 0 to V _{ss}	OP1~4IN	
	Offset voltage	V _{osop}	—	—	±60	mV		FCSIN,	
	Open loop gain	G _{volop}	—	64	—	dB	f = 1kHz	TRKIN,	5
	Gain bandwidth	B _{op}	—	1.6	—	MHz		SLDIN, TRYIN	5
OP1~ OP3	Output low voltage	V _{oopl}	—	—	0.5	V	I _o = -0.2 mA	FCSIN, TRKIN, SLDIN	
	Output high voltage	V _{ooph}	V _{ss} -1.0	—	—	V	I _o = 0.2 mA		
OP4	Output low voltage	V _{oopl}	—	—	0.5	V	I _o = -0.03 mA	TRYIN	
	Output high voltage	V _{ooph}	V _{ss} -1.7	—	—	V	I _o = 0.03 mA		
FCS/ TRK/ SLD/ TRY control	Quiescent offset duty	D _{qfcs}	—	—	±2	%	FCS/TRK/SLD/ TRYIN = REFIN	FCSP/N, TRKP/N, SLDP/N, TRYP/N	3
	Control gain	D _{fcs}	63	68	73	%/V	C _{t2} = 680 pF, C _{t1} = 100 pF		
OTSD	Operating temperature	T _{sd}	135	180	—	°C			5
	Hysteresis	Thys	—	80	—	°C			

- Note: 1. Specified by sum of the upper and lower saturation voltages.
 2. See figure 1. Where,

$$D_{spn} = \frac{\Delta D}{\Delta V_{ctl}}$$




Figure 1

3. See figure 2. Where, x = fcs, trk, sld, try.

$$D_x = \frac{\Delta D}{\Delta V_{xin}}$$










Figure 2



4. If $V_{ref} < 1.5\text{ V}$, 100% PWM duty control may not be possible.
 5. Design guide only.

Reference Data



Package Dimensions

Unit: mm



*Dimension including the plating thickness
Base material dimension

Hitachi Code	TTP-56DT
JEDEC	—
EIAJ	—
Weight (reference value)	0.32 g

Cautions

1. Hitachi neither warrants nor grants licenses of any rights of Hitachi's or any third party's patent, copyright, trademark, or other intellectual property rights for information contained in this document. Hitachi bears no responsibility for problems that may arise with third party's rights, including intellectual property rights, in connection with use of the information contained in this document.
2. Products and product specifications may be subject to change without notice. Confirm that you have received the latest product standards or specifications before final design, purchase or use.
3. Hitachi makes every attempt to ensure that its products are of high quality and reliability. However, contact Hitachi's sales office before using the product in an application that demands especially high quality and reliability or where its failure or malfunction may directly threaten human life or cause risk of bodily injury, such as aerospace, aeronautics, nuclear power, combustion control, transportation, traffic, safety equipment or medical equipment for life support.
4. Design your application so that the product is used within the ranges guaranteed by Hitachi particularly for maximum rating, operating supply voltage range, heat radiation characteristics, installation conditions and other characteristics. Hitachi bears no responsibility for failure or damage when used beyond the guaranteed ranges. Even within the guaranteed ranges, consider normally foreseeable failure rates or failure modes in semiconductor devices and employ systemic measures such as fail-safes, so that the equipment incorporating Hitachi product does not cause bodily injury, fire or other consequential damage due to operation of the Hitachi product.
5. This product is not designed to be radiation resistant.
6. No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without written approval from Hitachi.
7. Contact Hitachi's sales office for any questions regarding this document or Hitachi semiconductor products.

HITACHI

Hitachi, Ltd.

Semiconductor & Integrated Circuits.
Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan
Tel: Tokyo (03) 3270-2111 Fax: (03) 3270-5109

URL North America : <http://semiconductor.hitachi.com/>
Europe : <http://www.hitachi-eu.com/hel/ecg>
Asia (Singapore) : <http://www.has.hitachi.com.sg/grp3/sicd/index.htm>
Asia (Taiwan) : http://www.hitachi.com.tw/E/Product/SICD_Frame.htm
Asia (HongKong) : <http://www.hitachi.com.hk/eng/bo/grp3/index.htm>
Japan : <http://www.hitachi.co.jp/Sicd/indx.htm>

For further information write to:

Hitachi Semiconductor
(America) Inc.
179 East Tasman Drive,
San Jose, CA 95134
Tel: <1> (408) 433-1990
Fax: <1>(408) 433-0223

Hitachi Europe GmbH
Electronic components Group
Dornacher Straße 3
D-85622 Feldkirchen, Munich
Germany
Tel: <49> (89) 9 9180-0
Fax: <49> (89) 9 29 30 00

Hitachi Europe Ltd.
Electronic Components Group.
Whitebrook Park
Lower Cookham Road
Maidenhead
Berkshire SL6 8YA, United Kingdom
Tel: <44> (1628) 585000
Fax: <44> (1628) 778322

Hitachi Asia Pte. Ltd.
16 Collyer Quay #20-00
Hitachi Tower
Singapore 049318
Tel: 535-2100
Fax: 535-1533

Hitachi Asia Ltd.
Taipei Branch Office
3F, Hung Kuo Building, No.167,
Tun-Hwa North Road, Taipei (105)
Tel: <886> (2) 2718-3666
Fax: <886> (2) 2718-8180

Hitachi Asia (Hong Kong) Ltd.
Group III (Electronic Components)
7/F., North Tower, World Finance Centre,
Harbour City, Canton Road, Tsim Sha Tsui,
Kowloon, Hong Kong
Tel: <852> (2) 735 9218
Fax: <852> (2) 730 0281
Telex: 40815 HITEC HX

Copyright ' Hitachi, Ltd., 2000. All rights reserved. Printed in Japan.

HITACHI