

HA5340/883

High Speed, Low Distortion, Precision Monolithic Sample and Hold Amplifier

June 1994

Features

- This Circuit is Processed in Accordance to MIL-STD-883 and is Fully Conformant Under the Provisions of Paragraph 1.2.1.

- Low Distortion (Hold Mode) -72dBc (Typ) $(V_{IN} = 200 \text{kHz}, \text{Fs} = 450 \text{kHz}, 5V_{P-P})$
- Bandwidth Minimally Affected By External C_H
- Fully Differential Analog Inputs
- Built-in 135pF Hold Capacitor
- Pin Compatible with HA-5320

Applications


- High Bandwidth Precision Data Acquisition Systems
- Inertial Navigation and Guidance Systems
- Ultrasonics
- SONAR
- RADAR

Description

The HA-5340/883 combines the advantages of two sample/hold architectures to create a new generation of monolithic sample/ hold. High amplitude, high frequency signals can be sampled with very low distortion being introduced. The combination of exceptionally fast acquisition time and specified/characterized hold mode distortion is an industry first. Additionally, the AC performance is only minimally affected by additional hold capacitance.

To achieve this level of performance, the benefits of an integrating output stage have been combined with the advantages of a buffered hold capacitor. To the user this translates to a front-end stage that has high bandwidth due to charging only a small capacitive load and an output stage with constant pedestal error which can be nulled out using the offset adjust pins. Since the performance penalty for additional hold capacitance is low, the designer can further minimize pedestal error and droop rate without sacrificing speed.

Low distortion, fast acquisition, and low droop rate are the result, making the HA-5340/883 the obvious choice for high speed, high accuracy sampling systems.



1-888-INTERSIL or 321-724-7143 | Intersil (and design) is a trademark of Intersil Americas Inc. Copyright © Intersil Americas Inc. 2002. All Rights Reserved 1

Absolute Maximum Ratings

Thermal Information

| Voltage Between V+ and V- Terminals | Thermal Re |
|---|------------|
| Differential Input Voltage 24V | CerDIP F |
| Digital Input Voltage (S/H Pin)+8V, -6V | Ceramic |
| Output Current, Continuous±20mA | Package Po |
| Storage Temperature Range | CerDip P |
| Junction Temperature | Ceramic |
| Lead Temperature (Soldering 10s)+300°C | Package Po |
| ESD Classification | CerDip P |
| | O |

| | mermal mormation | | |
|---|---|---------------|---------------------|
| V | Thermal Resistance | θ_{JA} | $\theta_{\rm JC}$ |
| V | CerDIP Package | 68°C/W | 17°C/W |
| V | Ceramic LCC Package | 68°C/W | 18 ^o C/W |
| A | Package Power Dissipation at +75°C | | |
| С | CerDip Package | | 1.5W |
| С | Ceramic LCC Package | | 1.5W |
| С | Package Power Dissipation Derating Factor | or Above +7 | 5°C |
| V | CerDip Package | | 15mW/ºC |
| | Ceramic LCC Package | | 15mW/ºC |
| | | | |

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

Operating Conditions

| Operating Temperature Range | $-55^{\circ}C \leq T_{A} \leq +125^{\circ}C$ |
|---|--|
| Operating Supply Voltage (±V _S) | ±15V |
| Analog Input Voltage | ±10V |

| Logic Level Low (V _{IL})0V to | 0.8V |
|---|------|
| Logic Level High (V _{IH}) 2.0V to | 5.0V |

TABLE 1. DC ELECTICAL PERFORMANCE CHARACTERISTICS

Device Tested at: $V_{+} = +15V$; $V_{-} = -15V$; $V_{IL} = 0.8V$ (Sample); $V_{IH} = 2.0V$ (Hold); $C_{H} = Internal = 135pF$; Signal GND = Supply GND, Unless Otherwise Specified.

| | | | GROUP A | | LIMITS | | |
|------------------------|--|-------------------------------|---------------|---------------|--------|-----|-------|
| PARAMETERS | SYMBOL | CONDITIONS | SUBGROUP | TEMPERATURE | MIN | MAX | UNITS |
| Input Offset Voltage | V _{IO} | | 1 | +25°C | -1.5 | 1.5 | mV |
| | | | 2, 3 | +125°C, -55°C | -3 | 3 | mV |
| Input Bias Current | +I _B | | 1 | +25°C | -350 | 350 | nA |
| | | | 2, 3 | +125°C, -55°C | -350 | 350 | nA |
| | -I _B | | 1 | +25°C | -350 | 350 | nA |
| | | | 2, 3 | +125°C, -55°C | -350 | 350 | nA |
| Input Offset Current | I _{IO} | | 1 | +25°C | -350 | 350 | nA |
| | | | 2, 3 | +125°C, -55°C | -350 | 350 | nA |
| Open Loop Voltage Gain | +A _{VS} | $R_L = 2k\Omega, C_L = 60pF,$ | 1 | +25°C | 110 | - | dB |
| | V _{OUT} = +10V | 2, 3 | +125°C, -55°C | 100 | - | dB | |
| | $\begin{array}{l} -A_{VS} \qquad \qquad R_L = 2k\Omega, \ C_L = 60pF, \\ V_{OUT} = -10V \end{array}$ | 1 | +25°C | 110 | - | dB | |
| | | V _{OUT} = -10V | 2, 3 | +125°C, -55°C | 100 | - | dB |
| Common Mode | +CMRR | - , - , | 1 | +25°C | 72 | - | dB |
| Rejection Ratio | V _{OUT} = -10V, V _{S/H} = -9.2V | 2, 3 | +125°C, -55°C | 72 | - | dB | |
| | -CMRR V+ = 25V, V- = -5V, V _{OUT} = +10V, V _{S/H} = 10.8V | 1 | +25°C | 72 | - | dB | |
| | | 2, 3 | +125°C, -55°C | 72 | - | dB | |
| Output Current | +I _O | V _{OUT} = +10V | 1 | +25°C | 10 | - | mA |
| | | | 2, 3 | +125°C, -55°C | 10 | - | mA |
| | -I _O | V _{OUT} = -10V | 1 | +25°C | -10 | - | mA |
| | | | 2, 3 | +125°C, -55°C | -10 | - | mA |
| Output Voltage Swing | +V _{OP} | $R_L = 2k\Omega, C_L = 60pF$ | 1 | +25°C | 10 | - | V |
| | | | 2, 3 | +125°C, -55°C | 10 | - | V |
| | -V _{OP} | $R_L = 2k\Omega, C_L = 60pF$ | 1 | +25°C | - | -10 | V |
| | | | 2, 3 | +125°C, -55°C | - | -10 | V |

CAUTION: These devices are sensitive to electronic discharge. Proper IC handling procedures should be followed.

TABLE 1. DC ELECTICAL PERFORMANCE CHARACTERISTICS (Continued)

Device Tested at: V+ = +15V; V- = -15V; V_{IL} = 0.8V (Sample); V_{IH} = 2.0V (Hold); C_H = Internal = 135pF; Signal GND = Supply GND, Unless Otherwise Specified.

| | | | GROUP A | | LIMITS | | |
|------------------------------|---|-------------------------------|----------|---------------|--------|-----|-------|
| PARAMETERS | SYMBOL | CONDITIONS | SUBGROUP | TEMPERATURE | MIN | MAX | UNITS |
| Power Supply Current | +I _{CC} | $V_{OUT} = 0V, I_{OUT} = 0mA$ | 1 | +25°C | - | 25 | mA |
| | | | 2, 3 | +125°C, -55°C | - | 25 | mA |
| | -I _{CC} | $V_{OUT} = 0V, I_{OUT} = 0mA$ | 1 | +25°C | -25 | - | mA |
| | | | 2, 3 | +125°C, -55°C | -25 | - | mA |
| Power Supply Rejection | +PSRR | V+ = 13.5V, 16.5V | 1 | +25°C | 75 | - | dB |
| Ratio | | V- = -15V, -15V | 2, 3 | +125°C, -55°C | 75 | - | dB |
| | -PSRR V+ = +15V, +15V, V- = -13.5V, -16.5V | 1 | +25°C | 75 | - | dB | |
| | | V- = -13.5V, -16.5V | 2, 3 | +125°C, -55°C | 75 | - | dB |
| Digital Input Current | I _{INL} | V _{IN} = 0V | 1 | +25°C | - | 40 | μA |
| | | | 2, 3 | +125°C, -55°C | - | 40 | μA |
| | I _{INH} V _{IN} = 5V | 1 | +25°C | - | 40 | μΑ | |
| | | | 2, 3 | +125°C, -55°C | - | 40 | μA |
| Digital Input Voltage | V _{IL} | | 1 | +25°C | - | 0.8 | V |
| | | | 2, 3 | +125°C, -55°C | - | 0.8 | V |
| | V _{IH} | | 1 | +25°C | 2.0 | - | V |
| | | | 2, 3 | +125°C, -55°C | 2.0 | - | V |
| Output Voltage Droop Rate | V _D | V _{OUT} = 0V | 2 | +125°C | - | 95 | μV/μs |

TABLE 2. AC ELECTICAL PERFORMANCE CHARACTERISTICS

Device Tested at: V+ = +15V; V- = -15V; V_{IL} = 0.8V (Sample); V_{IH} = 2.0V (Hold); C_H = Internal = 135pF; - Input Tied to Output, Signal GND = Supply GND, Unless Otherwise Specified.

| | | | GROUP A | | LIMITS | | |
|-----------------------|--------------------|---|----------|---------------|--------|-----|-------|
| PARAMETERS | SYMBOL | CONDITIONS | SUBGROUP | TEMPERATURE | MIN | MAX | UNITS |
| Hold Step Error | V _{ERROR} | $\begin{split} V_{\text{IL}} &= 0\text{V}, \ V_{\text{IH}} = 4.0\text{V}, \\ t_{\text{RISE}}(\text{V}_{\text{S/H}}) &= 15\text{ns} \end{split}$ | 4 | +25°C | -50 | 50 | mV |
| Rise Time & Fall Time | Τ _R | $C_L = 60 \text{pF}, R_L = 2 \text{k}\Omega, A_V = +1,$ | 4 | +25°C | - | 50 | ns |
| | | V _{OUT} = 0V to +200mV Step 10%, 90%pts | 5, 6 | +125°C, -55°C | - | 50 | ns |
| | T _F | $C_L = 60pF, R_L = 2k\Omega,$ $A_V = +1, V_{OUT} = 0V to$ -200mV Step 10%, 90%pts | 4 | +25°C | - | 50 | ns |
| Overshoot | +OS | $\begin{array}{ll} \text{OS} & \text{C}_{\text{L}} = 60 \text{pF}, \text{R}_{\text{L}} = 2 k \Omega, \\ \text{A}_{\text{V}} = +1, \text{V}_{\text{OUT}} = 0 \text{V to} \\ +200 \text{mV Step} \end{array}$ | 4 | +25°C | - | 60 | % |
| | | | 5, 6 | +125°C, -55°C | - | 60 | % |
| | -OS | $C_L = 60 pF, R_L = 2k\Omega,$ | 4 | +25°C | - | 60 | % |
| | | $A_V = +1, V_{OUT} = 0V$ to -200mV Step | 5, 6 | +125°C, -55°C | - | 60 | % |
| Slew Rate | +SR | $C_L = 60 pF, R_L = 2k\Omega,$ | 4 | +25°C | 40 | - | V/µs |
| | | A _V = +1, V _{OUT} = 0V to +10V Step, 25%, 75% pts | 5, 6 | +125°C, -55°C | 40 | - | V/µs |
| | -SR | $C_L = 60 pF, R_L = 2k\Omega,$ | 4 | +25°C | 40 | - | V/µs |
| | | $A_V = +1, V_{OUT} = 0V \text{ to } -10V$ Step, 25%, 75% pts | 5, 6 | +125°C, -55°C | 40 | - | V/µs |

CAUTION: These devices are sensitive to electronic discharge. Proper IC handling procedures should be followed.

| | | | | | LIMITS | | | | |
|--|-----------------------------|---|-------|-------------|--------|-----|-------------------|--|--|
| PARAMETER | SYMBOL | CONDITIONS | NOTES | TEMPERATURE | MIN | MAX | UNITS | | |
| Hold Mode Feedthrough | V _{HMF} | $V_{IN} = 20V_{P-P}, 200kHz$ | 1 | +25°C | - | -70 | dB | | |
| Sample Mode Noise Voltage | E _{n(SAMPLE)} | DC to 10MHz, $V_{S/H} = 0V$, R _{LOAD} = 2K | 1 | +25°C | - | 335 | μV _{RMS} | | |
| Hold Mode Noise Voltage | E _{n(HOLD)} | DC to 10MHz, $V_{S/H} = 5V$, R _{LOAD} = 2K | 1 | +25°C | - | 100 | μV_{RMS} | | |
| Input Capacitance | C _{IN} | $V_{S/H} = 0V$ | 1 | +25°C | - | 5 | pF | | |
| Input Resistance | R _{IN} | $V_{S/H} = 0V$, Delta $V_{IN} = 20V$ | 1 | +25°C | 1 | - | MΩ | | |
| 0.1% Acquisition Time | T _{ACQ} 0.1% | $C_L = 60pF, R_L = 2K, V_{OUT} = 0V to 10V Step$ | 1 | +25°C | - | 600 | ns | | |
| Total Harmonic Distortion Hold Mode | THD _{200K(HOLD)} | F _S = 450kHz, V _{IN} = 20V _{P-P} , 200kHz | 1 | +25°C | - | -50 | dBc | | |
| | THD _{500K(HOLD)} | F _S = 450kHz, V _{IN} = 5V _{P-P} , 500kHz | 1 | +25°C | - | -47 | dBc | | |
| Total Harmonic | THD _{200K(SAMPLE)} | V _{IN} = 20V _{P-P} , 200kHz | 1 | +25°C | - | -60 | dBc | | |
| Distortion Sample Mode | THD _{500K(SAMPLE)} | V _{IN} = 5V _{P-P} , 500kHz | 1 | +25°C | - | -49 | dBc | | |

TABLE 3. ELECTRICAL PERFORMANCE CHARACTERISTICS

NOTE:

1. The parameters listed in this table are controlled via design or process parameters and are not directly tested. These parameters are characterized upon initial design release and upon design changes which would affect these characteristics.

TABLE 4. ELECTRICAL TEST REQUIREMENTS

| MIL-STD-883 TEST REQUIREMENTS | SUBGROUPS (SEE TABLES 1 AND 2) |
|---|--------------------------------|
| Interim Electrical Parameters (Pre Burn-In) | - |
| Final Electrical Test Parameters | 1(Note 1), 2, 3, 4, 5, 6 |
| Group A Test Requirements | 1, 2, 3, 4, 5, 6 |
| Groups C and D Endpoints | 1 |

NOTE:

1. PDA applies to Subgroup 1 only. No other subgroups are included in PDA.

Die Characteristics

DIE DIMENSIONS:

84 x 139 x 19mils

METALLIZATION:

Type: Al, 1% Cu Thickness: $16k\dot{A} \pm 2k\dot{A}$

GLASSIVATION:

Type: Nitride (Si₃N₄) over Silox (SiO₂, 5% Phos) Silox Thickness: $12k\dot{A} \pm 2.0k\dot{A}$ Nitride Thickness: $3.5k\dot{A} \pm 1.5k\dot{A}$


DIE ATTACH:


Material: Gold Silicon Eutectic Alloy Temperature:Ceramic DIP - 460°C (Max) Ceramic LCC - 420°C (Max)

WORST CASE CURRENT DENSITY:

 $5.33 \text{ x} 10^4 \text{ A/cm}^2$


Metallization Mask Layout





NOTES:

- 1. R_1 = 100kΩ, 5%, $^1\!/_4W$ or $^1\!/_2W$ (per socket).
- 2. $C_1,\,C_2$ = 0.01 μF minimum per socket or 0.1 μF minimum per row.
- 3. D_1 , $D_2 = 1N4002$ or equivalent (per board).



Max



DESIGN INFORMATION

January 2002

High Speed, Low Distortion, Precision Monolithic Sample and Hold Amplifier

HA5340

The information contained in this section has been developed through characterization by Intersil Semiconductor and is for use as application and design information only. No guarantee is implied.

Applying the HA-5340

The HA-5340 has the uncommitted differential inputs of an op amp, allowing the Sample and Hold function to be combined with many conventional op amp circuits. See the Intersil Application Note 517 for a collection of circuit ideas.

Layout

A printed circuit board with ground plane is recommended for best performance. Bypass capacitors (0.01 to 0.1μ F, ceramic) should be provided from each power supply terminal to the Supply Ground terminal on pin 13.

The ideal ground connections are pin 6 (SIG. Ground) directly to the system Signal Ground, and pin 13 (Supply Ground) directly to the system Supply Common.

Hold Capacitor

The HA-5340 includes a 135pF MOS hold capacitor, sufficient for most high speed applications (the Electrical Specifications section is based on this internal capacitor).

Additional capacitance may be added between pins 7 and 11. This external hold capacitance will reduce droop rate at the expense of acquisition time, and provide other trade-offs as shown in the Performance Curves.

The hold capacitor CH should have high insulation resistance and low dielectric absorption, to minimize droop errors. Teflon®, polystyrene and polypropylene dielectric capacitor types offer good performance over the specified operating temperature range.


The hold capacitor terminal (pin 11) remains at virtual ground potential. Any PC connection to this terminal should be kept short and "guarded" by the ground plane, since nearby signal lines or power supply voltages will introduce errors due to drift current.

® Teflon is a registered Trademark of Dupont Corporation.

Applications


Figure 1 shows the HA-5340 connected as a unity gain noninverting amplifier – its most widely used configuration. As an input device for a fast successive – approximation A/D converter, it offers very high throughput rate for a monolithic IC sample/hold amplifier. Also, the HA-5340's hold step error is adjustable to zero using the Offset Adjust potentiometer, to deliver a 12-bit accurate output from the converter.

The HA-5340 output circuit does not include short circuit protection, and consequently its output impedance remains low at high frequencies. Thus, the step changes in load cur- rent which occur during an A/D conversion are absorbed at the S/ H output with minimum voltage error. A momentary short circuit to ground is permissible, but the output is not designed to tolerate a short of indefinite duration.




The information contained in this section has been developed through characterization by Intersil Semiconductor and is for use as application and design information only. No guarantee is implied.

Test Circuits




The information contained in this section has been developed through characterization by Intersil Semiconductor and is for use as application and design information only. No guarantee is implied.



Spec Number 511117-883

The information contained in this section has been developed through characterization by Intersil Semiconductor and is for use as application and design information only. No guarantee is implied.

Performance Curves (Continued) $V_S = \pm 15V$, $T_A = +25^{\circ}C$, Unless Otherwise Specified.



The information contained in this section has been developed through characterization by Intersil Semiconductor and is for use as application and design information only. No guarantee is implied.

Typical Performance Characteristics

| PARAMETER | CONDITIONS | TEMPERATURE | TYP | UNITS |
|---|---|-------------|------|-------|
| Input Voltage Range | | Full | ±10 | V |
| Offset Voltage Drift | | Full | 30 | μV/C |
| Gain Bandwidth Product (ChExt = 0pF) | Av = +1, V_0 = 200mVpp, R_L = 2K, C_L = 60pF | +25°C | 10 | MHz |
| Gain Bandwidth Product (ChExt = 100pF) | Av = +1, V_0 = 200mVpp, R_L = 2K, C_L = 60pF | +25°C | 9.6 | MHz |
| Gain Bandwidth Product (ChExt = 1000pF) | Av = +1, V_0 = 200mVpp, R_L = 2K, C_L = 60pF | +25°C | 6.7 | MHz |
| Full Power Bandwidth | $V_O = 20Vpp$, $R_L = 2K$, $C_L = 60pF$, Slew Rate Limited | +25°C | 900 | KHz |
| Output Resistance (Hold Mode) | | +25°C | 0.05 | Ω |
| 0.1% Acquisition Time | $V_{O} = 10V$ Step, $R_{L} = 2K$, $C_{L} = 60pF$ | +25°C | 430 | ns |
| 0.01% Acquisition Time | $V_0 = 10V$ Step, $R_L = 2K$, $C_L = 60pF$ | +25°C | 700 | ns |
| Effective Aperture Delay Time | | +25°C | -15 | ns |
| Aperture Uncertainty | | +25°C | 0.2 | ns |
| 1mV Hold Mode Settling Time | | +25°C | 200 | ns |

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com