


General Purpose PNP Epitaxial Planar Transistors (dual transistors)

HBP1037C6


Features

- Two BTA1037 chips in a SOT-563 package.
- Mounting possible with SOT-523 automatic mounting machines.
- Transistor elements are independent, eliminating interference.
- Mounting cost and area can be cut in half.
- Excellent hFE linearity
- Complementary to HBN2412C6

Equivalent Circuit



Outline



The following characteristics apply to both Tr1 and Tr2

Absolute Maximum Ratings (Ta=25°C, each transistor)

Parameter	Symbol	Limits	Unit
Collector-Base Voltage	V _{CB0}	-100	V
Collector-Emitter Voltage	V _{CEO}	-65	V
Emitter-Base Voltage	V _{EB0}	-6	V
Collector Current	I _C	-150	mA
Power Dissipation	P _d	150(total) *1	mW
Junction Temperature	T _j	150	°C
Storage Temperature	T _{stg}	-55~+150	°C

Note : *1 120mW per element must not be exceeded

**Characteristics** (Ta=25°C, each transistor)

Symbol	Min.	Typ.	Max.	Unit	Test Conditions
BV _{CB0}	-100	-	-	V	I _C =-50μA
BV _{CEO}	-65	-	-	V	I _C =-1mA
BV _{EB0}	-6	-	-	V	I _E =-50μA
I _{CB0}	-	-	-0.1	μA	V _{CB} =-80V
I _{EB0}	-	-	-0.1	μA	V _{EB} =-6V
*V _{CE(sat)}	-	-	-0.2	V	I _C =-10mA, I _B =-0.5mA
*V _{CE(sat)}	-	-0.12	-0.3	V	I _C =-50mA, I _B =-5mA
*V _{CE(sat)}	-	-	-0.4	V	I _C =-100mA, I _B =-5mA
V _{BE}	-0.6	-	-0.7	V	V _{CE} =-6V, I _C =-2mA
V _{BE}	-	-	-0.76	V	V _{CE} =-6V, I _C =-10mA
*h _{FE}	200	-	450		V _{CE} =-6V, I _C =-1mA
f _T	80	110	-	MHz	V _{CE} =-10V, I _C =-1mA, f=100MHz
C _{ob}	-	2	3.5	pF	V _{CB} =-10V, f=1MHz


*Pulse Test: Pulse Width ≤380μs, Duty Cycle≤2%

Ordering Information


Device	Package	Shipping
HBP1037C6-0-T1-G	SOT-563 (Pb-free lead plating and halogen-free package)	3000 pcs / Tape & Reel

Typical Characteristics


Current Gain vs Collector Current




Saturation Voltage vs Collector Current




Saturation Voltage vs Collector Current




Cutoff Frequency vs Collector Current




Capacitance Characteristics




Power Derating Curves



Reel Dimension




Carrier Tape Dimension



Recommended wave soldering condition


Product	Peak Temperature	Soldering Time
Pb-free devices	260 +0/-5 °C	5 +1/-1 seconds

Recommended temperature profile for IR reflow



Profile feature	Sn-Pb eutectic Assembly	Pb-free Assembly
Average ramp-up rate (T_{smax} to T_p)	3°C/second max.	3°C/second max.
Preheat		
-Temperature Min(T_{smin})	100°C	150°C
-Temperature Max(T_{smax})	150°C	200°C
-Time(t_{smin} to t_{smax})	60-120 seconds	60-180 seconds
Time maintained above:		
-Temperature (T_L)	183°C	217°C
- Time (t_L)	60-150 seconds	60-150 seconds
Peak Temperature(T_p)	240 +0/-5 °C	260 +0/-5 °C
Time within 5°C of actual peak temperature(t_p)	10-30 seconds	20-40 seconds
Ramp down rate	6°C/second max.	6°C/second max.
Time 25 °C to peak temperature	6 minutes max.	8 minutes max.

SOT-563 Dimension



DIM	Inches		Millimeters		DIM	Inches		Millimeters	
	Min.	Max.	Min.	Max.		Min.	Max.	Min.	Max.
A	0.021	0.024	0.525	0.600	b	0.007	0.011	0.170	0.270
A1	0.000	0.002	0.000	0.050	E1	0.043	0.051	1.100	1.300
e	0.018	0.022	0.450	0.550	E	0.059	0.067	1.500	1.700
c	0.004	0.006	0.090	0.160	L	0.004	0.012	0.100	0.300
D	0.059	0.067	1.500	1.700	θ	7° REF		7° REF	

Notes : 1.Controlling dimension : millimeters.

2.Maximum lead thickness includes lead finish thickness, and minimum lead thickness is the minimum thickness of base material.

3.If there is any question with packing specification or packing method, please contact your local CYStek sales office.

Material :

- Lead : Pure tin plated.
- Mold Compound : Epoxy resin family, flammability solid burning class:UL94V-0.

Important Notice:

- All rights are reserved. Reproduction in whole or in part is prohibited without the prior written approval of CYStek.
- CYStek reserves the right to make changes to its products without notice.
- CYStek **semiconductor products are not warranted to be suitable for use in Life-Support Applications, or systems.**
- CYStek assumes no liability for any consequence of customer product design, infringement of patents, or application assistance.