

# 8-Pin DIP Low Input Current High Gain Split Darlington Optocouplers

# Single-Channel: 6N138M, 6N139M Dual-Channel: HCPL2730M, HCPL2731M

#### **Description**

The single-channel, 6N138M, 6N139M and dual-channel HCPL2730M, HCPL2731M optocouplers consist of an AlGaAs LED optically coupled to a high gain split darlington photodetector.

The split darlington configuration separating the input photodiode and the first stage gain from the output transistor permits lower output saturation voltage and higher speed operation than possible with conventional darlington phototransistor optocoupler. In the dual channel devices, HCPL2730M and HCPL2731M, an integrated emitter–base resistor provides superior stability over temperature.

The combination of a very low input current of 0.5 mA and a high current transfer ratio of 2000% makes this family particularly useful for input interface to MOS, CMOS, LSTTL and EIA RS232C, while output compatibility is ensured to CMOS as well as high fan–out TTL requirements. An internal noise shield provides exceptional common mode rejection of  $10 \, \text{kV/us}$ .

#### **Features**


- Low Current − 0.5 mA
- Superior CTR 2000%
- Superior CMR 10 kV/μs
- CTR Guaranteed 0 to 70°C
- Dual Channel HCPL2730M, HCPL2731M
- Safety and Regulatory Approvals
- UL1577, 5,000 VAC<sub>RMS</sub> for 1 Minute
- DIN EN/IEC60747-5-5
- These are Pb-Free Devices

#### **Applications**

- Digital Logic Ground Isolation
- Telephone Ring Detector
- EIA-RS-232C Line Receiver
- High Common Mode Noise Line Receiver
- μP Bus Isolation
- Current Loop Receiver



PDIP8 6.6x3.81, 2.54P CASE 646BW



PDIP8 9.655x6.6, 2.54P CASE 646CQ



PDIP8 GW CASE 709AC

#### MARKING DIAGRAM

6N138 VXXYYB

6N138 = De

= Device Number

- DIN EN/IEC60747-5-5 Option (only appears on component ordered with this option)
- XX = Two-Digit Year Code, e.g., '16'
- Y = Two-Digit Work Week, Ranging from
  - '01' to '53'
- B = Assembly Package Code

### **ORDERING INFORMATION**

See detailed ordering and shipping information on page 11 of this data sheet.

#### **Related Resources**

1

- https://www.onsemi.com/products/interfaces/ high-performance-optocouplers/high-performance-transistor-optocouplers
- <a href="https://www.onsemi.com/products/interfaces/">https://www.onsemi.com/products/interfaces/</a>
   <a href="https://www.onsemi.com/products/">https://www.onsemi.com/products/</a>
   <a href="https://www.ons
- <a href="https://www.onsemi.com/products/interfaces/high-performance-optocouplers/high-performance-transistor-optocouplers/hcpl0731">https://www.onsemi.com/products/interfaces/high-performance-optocouplers/high-performance-transistor-optocouplers/hcpl0731</a>




Figure 1. Schematics

**SAFETY AND INSULATION RATINGS** (As per DIN EN/IEC 60747–5–5, this optocoupler is suitable for "safe electrical insulation" only within the safety limit data. Compliance with the safety ratings shall be ensured by means of protective circuits.)

Parameter	Characteristics	
Installation Classifications per DIN VDE 0110/1.89 Table 1, For Rated	<150 V <sub>RMS</sub>	I–IV
Mains Voltage	<300 V <sub>RMS</sub>	I–IV
	<450 V <sub>RMS</sub>	I–III
	<600 V <sub>RMS</sub>	I–III
	<1,000 V <sub>RMS</sub> (Option T, TS)	I–III
Climatic Classification	•	40/100/21
Pollution Degree (DIN VDE 0110/1.89)	2	
Comparative Tracking Index	175	

Symbol	Parameter	Value	Unit
V <sub>PR</sub>	Input–to–Output Test Voltage, Method A, $V_{IORM}$ x 1.6 = $V_{PR}$ , Type and Sample Test with $t_m$ = 10 s, Partial Discharge < 5 pC	2,262	V <sub>peak</sub>
	Input–to–Output Test Voltage, Method B, $V_{IORM}$ x 1.875 = $V_{PR}$ , 100% Production Test with $t_m$ = 1 s, Partial Discharge < 5 pC	2,651	V <sub>peak</sub>
V <sub>IORM</sub>	Maximum Working Insulation Voltage	1,414	V <sub>peak</sub>
V <sub>IOTM</sub>	Highest Allowable Over-Voltage	6,000	$V_{peak}$
	External Creepage	≥8.0	mm
	External Clearance	≥7.4	mm
	External Clearance (for Option TV, 0.4" Lead Spacing)	≥10.16	mm
DTI	Distance Through Insulation (Insulation Thickness)	≥0.5	mm
T <sub>S</sub>	Case Temperature (Note 1)	150	°C
I <sub>S,INPUT</sub>	Input Current (Note 1)	200	mA
P <sub>S,OUTPUT</sub>	Output Power (Duty Factor ≤ 2.7%) (Note 1)	300	mW
R <sub>IO</sub>	Insulation Resistance at T <sub>S</sub> , V <sub>IO</sub> = 500 V (Note 1)	>10 <sup>9</sup>	Ω

<sup>1.</sup> Safety limit value - maximum values allowed in the event of a failure.

### ABSOLUTE MAXIMUM RATINGS (T<sub>A</sub> = 25°C unless otherwise noted)

Symbol	Parameter	Device	Value	Unit
T <sub>STG</sub>	Storage Temperature		-40 to +125	°C
T <sub>OPR</sub>	Operating Temperature		-40 to +100	°C
$T_J$	Junction Temperature		-40 to +125	°C
T <sub>SOL</sub>	Lead Solder Temperature		260 for 10 s	°C
EMITTER				
I <sub>F</sub> (avg)	DC/Average Forward Input Current Per Channel	All	20	mA
I <sub>F</sub> (pk)	Peak Forward Input Current Per Channel (50% Duty Cycle, 1 ms P.W.)	All	40	mA
I <sub>F</sub> (trans)	Peak Transient Input Current Per Channel (≤1 μs P.W., 300 pps)	All	1	Α
$V_{R}$	Reverse Input Voltage Per Channel	All	5	V
$P_{D}$	Input Power Dissipation Per Channel (Note 2)	All	35	mW
DETECTOR				
I <sub>O</sub> (avg)	Average Output Current Per Channel	All	60	mA
$V_{ER}$	Emitter-Base Reverse Voltage	6N138M, 6N139M	0.5	V
$V_{CC}, V_{O}$	Supply Voltage, Output Voltage	6N138M, HCPL2730M	-0.5 to 7.0	V
		6N139M, HCPL2731M	-0.5 to 18.0	

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

2. No derating required for devices operated within the T<sub>OPR</sub> specification (6N138M and 6N139M only).

ΑII

100

mW

Output Power Dissipation Per Channel

Po

### **ELECTRICAL CHARACTERISTICS**

Symbol Parameter		Device	Test Conditions	Min	Тур	Max	Unit
INDIVIDUA at T <sub>A</sub> = 25°C		<b>STICS</b> (V <sub>CC</sub> = 5.	0 V, $T_A = 0^{\circ}C$ to $70^{\circ}C$ unless otherwis	e specifie	d. Typical v	value is me	easured

EMITTER				_	•			
$V_{F}$	Input Forward Voltage	All	I <sub>F</sub> = 1.6 mA, T <sub>A</sub> = 25°C		-	1.30	1.70	V
			I <sub>F</sub> = 1.6 mA		-	-	1.75	
$BV_R$	Input Reverse Breakdown Voltage	All	I <sub>R</sub> = 10 μA, 7	I <sub>R</sub> = 10 μA, T <sub>A</sub> = 25°C		19.0	-	V
ΔV <sub>F</sub> / ΔT <sub>A</sub>	Temperature Coefficient of Forward Voltage	All	I <sub>F</sub> = 1.6 mA		-	-1.94	-	mV/°C
DETECTO	DR .	•	•		•			
I <sub>CCL</sub>	Logic Low Supply Current	6N138M, 6N139M	I <sub>F</sub> = 1.6 mA, V <sub>CC</sub> = 18 V	$I_F$ = 1.6 mA, $V_O$ = Open, $V_{CC}$ = 18 V		0.4	1.5	mA
		HCPL2730M	V <sub>CC</sub> = 7 V	I <sub>F1</sub> = I <sub>F2</sub> = 1.6 mA,	-	1.25	3	
		HCPL2731M	V <sub>CC</sub> = 18 V	$V_{O1} = V_{O2} = Open$				
I <sub>CCH</sub>	Logic High Supply Current	6N138M, 6N139M	I <sub>F</sub> = 0 mA, V	= 0 mA, V <sub>O</sub> = Open, V <sub>CC</sub> = 18 V		0.0003	10	μΑ
		HCPL2730M	V <sub>CC</sub> = 7 V	$I_{F1} = I_{F2} = 0 \text{ mA},$ $V_{O1} = V_{O2} = \text{Open}$	-	0.0003	20	1
		HCPL2731M	V <sub>CC</sub> = 18 V	v <sub>O1</sub> = v <sub>O2</sub> = Open				

#### TRANSFER CHARACTERISTICS

COUPLE	)						
CTR	Current Transfer Ratio (Note 3)	6N138M	$I_F = 1.6 \text{ mA}, V_O = 0.4 \text{ V},$	300	1600	-	%
	(Note 4)	HCPL2730M	V <sub>CC</sub> = 4.5 V		2400		
		6N139M	$I_F = 0.5 \text{ mA}, V_O = 0.4 \text{ V},$	400	2000	-	
		HCPL2731M	V <sub>CC</sub> = 4.5 V		3500		
		6N139M	$I_F = 1.6 \text{ mA}, V_O = 0.4 \text{ V},$	500	1600	_	
		HCPL2731M	V <sub>CC</sub> = 4.5 V		2400		
I <sub>OH</sub>	Logic High Output Current	6N138M	I <sub>F</sub> = 0 mA, V <sub>O</sub> = V <sub>CC</sub> = 7 V	_	0.001	250	μΑ
		HCPL2730M					
		6N139M	$I_F = 0 \text{ mA}, V_O = V_{CC} = 18 \text{ V}$	-	0.0036	100	
		HCPL2731M					
V <sub>OL</sub>	Logic Low Output Voltage (Note 4)	6N138M	$I_F = 1.6 \text{ mA}, I_O = 4.8 \text{ mA},$	_	0.06	0.4	V
	(Note 4)	HCPL2730M	V <sub>CC</sub> = 4.5 V		0.05		
		6N139M	$I_F = 0.5 \text{ mA}, I_O = 2 \text{ mA}, V_{CC} = 4.5 \text{ V}$	-	0.05	0.4	
		6N139M	I <sub>F</sub> = 1.6 mA, I <sub>O</sub> = 8 mA,	_	0.093	0.4	
		HCPL2731M	V <sub>CC</sub> = 4.5 V		0.08		
		6N139M	-	0.13	0.4		
		HCPL2731M	V <sub>CC</sub> = 4.5 V		0.12		
	6N139M	-	0.18	0.4			
		HCPL2731M	$V_{CC} = 4.5 \text{ V}$		0.17		

#### **ELECTRICAL CHARACTERISTICS** (continued) Devemeter

Symbol	Parameter	Device	Test Conditions	Min	Тур	Max	Unit
SWITCHIN	NG CHARACTERISTICS (V <sub>CC</sub> = 5.	0 V, T <sub>A</sub> = 0°C to	70°C unless otherwise specified. Typi	cal value is	measured	at T <sub>A</sub> = 2	5°C.)
t <sub>PHL</sub>	Propagation Delay Time to	6N139M	$R_L = 270 \ \Omega, I_F = 12 \ mA$	_	0.2	2	μs
	Logic LOW (Note 4) (Figure 14)	HCPL2730M, HCPL2731M	$R_L$ = 270 $\Omega$ , $I_F$ = 12 mA	-	0.5	3	
		6N138M	$R_L$ = 2.2 kΩ, $I_F$ = 1.6 mA	_	1.0	15	
		HCPL2730M, HCPL2731M	$R_L$ = 2.2 k $\Omega$ , $I_F$ = 1.6 mA	-	2.5	25	
		6N139M	$R_L$ = 4.7 kΩ, $I_F$ = 0.5 mA	_	2.5	30	1
		HCPL2731M	$R_L$ = 4.7 k $\Omega$ , $I_F$ = 0.5 mA	_	8.4	120	
t <sub>PLH</sub>	Propagation Delay Time to Logic HIGH (Note 4) (Figure 14)	6N139M	$R_L$ = 270 Ω, $I_F$ = 12 mA	_	1.3	10	μs
		HCPL2730M, HCPL2731M	$R_L$ = 270 $\Omega$ , $I_F$ = 12 mA	-	1.0	15	
		6N138M, HCPL2730M, HCPL2731M	$R_L$ = 2.2 kΩ, $I_F$ = 1.6 mA	-	7.3	50	
		6N139M, HCPL2731M	$R_L$ = 4.7 k $\Omega$ , $I_F$ = 0.5 mA	-	13.6	90	
CM <sub>H</sub>	Common Mode Transient Immunity at Logic High (Note 5) (Figure 15)	All	$\begin{aligned} I_F &= 0 \text{ mA, } IV_{CM}I = 10  V_{P-P}, \\ R_L &= 2.2  k\Omega,  T_A = 25^{\circ}\text{C} \end{aligned}$	1,000	10,000	-	V/µs
CM <sub>L</sub>	Common Mode Transient Immunity at Logic Low (Note 5) (Figure 15)	All	$\begin{split} I_F &= 1.6 \text{ mA, } IV_{CM}I = 10  V_{P-P}, \\ R_L &= 2.2  k\Omega,  T_A = 25^{\circ}\text{C} \end{split}$	1,000	10,000	_	V/μs
ISOLATIO	ON CHARACTERISTICS (T <sub>A</sub> = 25°)	C unless otherw	ise specified.)	-	-	-	•
V <sub>ISO</sub>	Withstand Insulation Test Voltage (Note 6) (Note 7)	All	RH $\leq$ 50%, T <sub>A</sub> = 25°C, I <sub>L O</sub> $\leq$ 10 µA, t = 1 min, f = 50 Hz	5,000	_	_	VAC <sub>RMS</sub>

V <sub>ISO</sub>	Withstand Insulation Test Voltage (Note 6) (Note 7)	, ,		5,000	-	-	VAC <sub>RMS</sub>
R <sub>I-O</sub>	Resistance (Input to Output) (Note 6)			-	10 <sup>11</sup>	-	Ω
C <sub>I-O</sub>	Capacitance (Input to Output) (Note 6) (Note 8)	All	f = 1 MHz, V <sub>I-O</sub> = 0 V	-	1	-	pF
I <sub>I-I</sub>	Input-Input Insulation Leakage Current (Note 9)	HCPL2730M, HCPL2731M	RH $\leq$ 45%, $V_{I-I} = 500 V_{DC}$ , $t = 5 s$	-	0.005	-	μΑ
R <sub>I-I</sub>	Input-Input Resistance (Note 9)	nput-Input Resistance (Note 9) HCPL2730M, HCPL2731M V <sub>I-I</sub> = 500 V <sub>DC</sub>		_	10 <sup>11</sup>	-	Ω
C <sub>I-I</sub>	Input-Input Capacitance (Note 9)	HCPL2730M, HCPL2731M	f = 1 MHz	-	0.03	-	pF

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

- 3. Current Transfer Ratio is defined as a ratio of output collector current, IO, to the forward LED input current, IF, times 100%.
- 4. Pin 7 open. (6N138M and 6N139M only)
- 5. Common mode transient immunity in logic HIGH level is the maximum tolerable (positive) dV<sub>cm</sub>/dt on the leading edge of the common mode pulse signal  $V_{CM}$ , to assure that the output will remain in a logic HIGH state (i.e.,  $\ddot{V}_{O} > 2.0 \ V$ ). Common mode transient immunity in logic LOW level is the maximum tolerable (negative) dV<sub>cm</sub>/dt on the trailing edge of the common mode pulse signal, V<sub>CM</sub>, to assure that the output will remain in a logic LOW state (i.e.,  $V_O < 0.8 \text{ V}$ ).
- 6. Device is considered a two terminal device: Pins 1, 2, 3 and 4 are shorted together and Pins 5, 6, 7 and 8 are shorted together.
- 7. 5000 VAC<sub>RMS</sub> for 1 minute duration is equivalent to 6000 VAC<sub>RMS</sub> for 1 second duration.
- 8. For dual channel devices, C<sub>I-O</sub> is measured by shorting pins 1 and 2 or pins 3 and 4 together and pins 5 through 8 shorted together.
- 9. Measured between pins 1 and 2 shorted together, and pins 3 and 4 shorted together.

#### **ELECTRICAL CHARACTERISTICS** (continued)

(T<sub>A</sub> = 25°C unless otherwise specified.)

**Current Limiting Resistor Calculations:** 

 $R_{1} \text{ (Non-Invert)} = \frac{V_{\text{CC1}} - V_{\text{DF}} - V_{\text{OL1}}}{I_{\text{F}}} \tag{eq. 1} \label{eq:R1}$ 

 $R_1 ext{ (Invert)} = \frac{V_{CC1} - V_{OH1} - V_{DF}}{I_F}$  (eq. 2)

 $R_2 = \frac{V_{CC2} - V_{OLX} (@ I_L - I_2)}{I_1}$ 

Where:

 $V_{CC1}$  = Input Supply Voltage  $V_{CC2}$  = Output Supply Voltage

V<sub>DF</sub> = Diode Forward Voltage

V<sub>OL1</sub> = Logic "0" Voltage of Driver V<sub>OH1</sub> = Logic "1" Voltage of Driver

I<sub>F</sub> = Diode Forward Current

V<sub>OLX</sub> = Saturation Voltage of Output Transistor

 $I_L$  = Load Current Through Resistor  $R_2$ 

I<sub>2</sub> = Input Current of Output Gate

INF	PUT			$R_2\left(\Omega\right)$ @ OUTPUT CONFIGURATION							
	URATION	R <sub>1</sub> (Ω)	CMOS @ 5 V	CMOS @ 10 V	74XX	74LXX	74SXX	74LSXX	74HXX		
CMOS @	NON-INV.	2000	1000	2200	750	1000	1000	1000	560		
5 V	INV.	510									
CMOS @	NON-INV.	5100									
10 V	INV.	4700									
74XX	NON-INV.	2200									
	INV.	180									
74LXX	NON-INV.	1800									
	INV.	100									
74SXX	NON-INV.	2000									
	INV.	360									
74LSXX	NON-INV.	2000									
	INV.	180									
74HXX	NON-INV.	2000									
	INV.	180									

(eq. 3)

Figure 2. Resistor Values for Logic Interface




Figure 3. Non-Inverting Logic Interface

Figure 4. Inverting Logic Interface

#### **Typical Performance Curves**




Figure 5. LED Forward Current vs. Forward Voltage




Figure 7. Current Transfer Ratio vs. Forward Current (6N138M / 6N139M Only)




Figure 9. Current Transfer Ratio vs. Base-Emitter Resistance (6N138M / 6N139M Only)




Figure 6. LED Forward Current vs. Temperature




Figure 8. Normalized Current Transfer Ratio vs. Ambient Temperature (6N138M / 6N139M Only)




Figure 10. Output Current vs. Input Diode Forward Current (6N138M / 6N139M Only)

#### **Typical Performance Curves** (continued)




Figure 11. Output Current vs Output Voltage (6N138M / 6N139M Only)




Figure 12. Logic Low Supply Current vs. Input Diode Forward Current (6N138M / 6N139M Only)




Figure 13. Propagation Delay vs. Temperature (6N138M / 6N139M Only)

### **Test Circuits**




Figure 14. Switching Time Test Circuit





Figure 15. Common Mode Immunity Test Circuit

### **Reflow Profile**



Profile Freature	Pb-Free Assembly Profile
Temperature Min. (Tsmin)	150°C
Temperature Max. (Tsmax)	200°C
Time (t <sub>S</sub> ) from (Tsmin to Tsmax)	60 – 120 seconds
Ramp-up Rate (t <sub>L</sub> to t <sub>P</sub> )	3°C/second max.
Liquidous Temperature (T <sub>L</sub> )	217°C
Time (t <sub>L</sub> ) Maintained Above (T <sub>L</sub> )	60 – 150 seconds
Peak Body Package Temperature	260°C +0°C / -5°C
Time (t <sub>P</sub> ) within 5°C of 260°C	30 seconds
Ramp-down Rate (T <sub>P</sub> to T <sub>L</sub> )	6°C/second max.
Time 25°C to Peak Temperature	8 minutes max.

Figure 16. Reflow Profile

#### **ORDERING INFORMATION**


Part Number	Package	Shipping <sup>†</sup>
6N138M	DIP 8-Pin (Pb-Free)	50 Units / Tube
6N138SM	SMT 8-Pin (Lead Bend) (Pb-Free)	50 Units / Tube
6N138SDM	SMT 8-Pin (Lead Bend) (Pb-Free)	1,000 Units / Tape & Reel
6N139M	DIP 8-Pin (Pb-Free)	50 Units / Tube
6N139SM	SMT 8-Pin (Lead Bend) (Pb-Free)	50 Units / Tube
6N139SDM	SMT 8-Pin (Lead Bend) (Pb-Free)	1,000 Units / Tape & Reel
6N139VM	DIP 8-Pin, DIN EN/IEC 60747-5-5 Option (Pb-Free)	50 Units / Tube
6N139SVM	SMT 8-Pin (Lead Bend), DIN EN/IEC 60747-5-5 Option (Pb-Free)	
6N139SDVM	SMT 8-Pin (Lead Bend), DIN EN/IEC 60747-5-5 Option (Pb-Free)	1,000 Units / Tape & Reel
6N139TVM	DIP 8-Pin, 0.4" Lead Spacing, DIN EN/IEC 60747-5-5 Option (Pb-Free)	50 Units / Tube
HCPL2730M	DIP 8-Pin (Pb-Free)	50 Units / Tube
HCPL2730SM	SMT 8-Pin (Lead Bend) (Pb-Free)	50 Units / Tube
HCPL2730SDM	SMT 8-Pin (Lead Bend) (Pb-Free)	1,000 Units / Tape & Reel
HCPL2731M	DIP 8-Pin (Pb-Free)	50 Units / Tube
HCPL2731SM	SMT 8-Pin (Lead Bend) (Pb-Free)	50 Units / Tube
HCPL2731SDM	PL2731SDM SMT 8-Pin (Lead Bend) 1,000 (Pb-Free)	
HCPL2731VM	DIP 8-Pin, DIN EN/IEC 60747-5-5 Option (Pb-Free)	50 Units / Tube


<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.



#### PDIP8 6.6x3.81, 2.54P CASE 646BW ISSUE O

**DATE 31 JUL 2016** 






DOCUMENT NUMBER:	98AON13445G	Electronic versions are uncontrolled except when accessed directly from the Document Reposi Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	PDIP8 6.6X3.81, 2.54P		PAGE 1 OF 1		


onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.




#### PDIP8 9.655x6.6, 2.54P CASE 646CQ ISSUE O

**DATE 18 SEP 2017** 








DOCUMENT NUMBER:	98AON13446G	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	PDIP8 9.655X6.6, 2.54P		PAGE 1 OF 1


onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.



PDIP8 GW CASE 709AC ISSUE O

**DATE 31 JUL 2016** 





5.08 (MAX)

3.68-3.94

0.51 (MIN)


1.14-1.78

(0.78)

2.54BSC

0.41-0.56





#### NOTES:

- A) NO STANDARD APPLIES TO THIS PACKAGE
- B) ALL DIMENSIONS ARE IN MILLIMETERS.
- C) DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSION

DOCUMENT NUMBER:	98AON13447G	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	PDIP8 GW		PAGE 1 OF 1

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

#### ADDITIONAL INFORMATION

**TECHNICAL PUBLICATIONS:** 

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales