

HCTS193MS

Radiation Hardened Synchronous 4-Bit Up/Down Counter

FN3066 Rev 1.00 September 1995

Features

- 3 Micron Radiation Hardened CMOS SOS
- Total Dose 200K RAD (Si)
- SEP Effective LET No Upsets: >100 MEV-cm²/mg
- Single Event Upset (SEU) Immunity < 2 x 10⁻⁹ Errors/ Bit-Day (Typ)
- Dose Rate Survivability: >1 x 10¹² RAD (Si)/s
- Dose Rate Upset >10¹⁰ RAD (Si)/s 20ns Pulse
- · Latch-Up Free Under Any Conditions
- Fanout (Over Temperature Range)
 - Standard Outputs 10 LSTTL Loads
- Military Temperature Range: -55°C to +125°C
- Significant Power Reduction Compared to LSTTL ICs
- DC Operating Voltage Range: 4.5V to 5.5V
- LSTTL Input Compatibility
 - VIL = 0.8V Max
 - VIH = VCC/2 Min
- Input Current Levels Ii ≤ 5μA at VOL, VOH

Description

The Intersil HCTS193MS is a Radiation Hardened 4-bit binary UP/DOWN synchronous counter.


Presetting the counter to the number on the preset data inputs (P0 - P3) is accomplished by a low on the asynchronous parallel load input (PL). The counter is incremented on the low to high transition of the clock-up input (high on the clock-down), decremented on the low to high transition of the clock-down input (high on the clock-up). A high level on the MR input overrides any other input to clear the counter to zero. The Terminal Count Up goes low half a clock period before the zero count is reached and returns high at the maximum count. The Terminal Count Down mode goes low half a clock period before the maximum count and returns high at the maximum count.

The HCTS193MS utilizes advanced CMOS/SOS technology to achieve high-speed operation. This device is a member of radiation hardened, high-speed, CMOS/SOS Logic Family.


The HCTS193MS is supplied in a 16 lead Ceramic flatpack (K suffix) or a SBDIP Package (D suffix).

Pinouts

16 LEAD CERAMIC DUAL-IN-LINE METAL SEAL PACKAGE (SBDIP) MIL-STD-1835 CDIP2-T16 TOP VIEW




16 LEAD CERAMIC METAL SEAL FLATPACK PACKAGE (FLATPACK) MIL-STD-1835 CDFP4-F16 TOP VIEW



Ordering Information

PART NUMBER	TEMPERATURE RANGE	SCREENING LEVEL	PACKAGE
HCTS193DMSR	-55°C to +125°C	Intersil Class S Equivalent	16 Lead SBDIP
HCTS193KMSR	-55°C to +125°C	Intersil Class S Equivalent	16 Lead Ceramic Flatpack
HCTS193D/Sample	+25°C	Sample	16 Lead SBDIP
HCTS193K/Sample	+25°C	Sample	16 Lead Ceramic Flatpack
HCTS193HMSR	+25°C	Die	Die

Functional Diagram



TRUTH TABLE

FUNCTION	CLOCK UP	CLOCK DOWN	RESET	PARALLEL LOAD
Count Up		Н	L	Н
Count Down	Н		L	Н
Reset	Х	Х	Н	Х
Load Preset Inputs	Х	Х	L	L

H = High Level, L = Low Level, X = Immaterial, = Transition from low to high



Absolute Maximum Ratings

Reliability Information

Thermal Resistance SBDIP Package	θ _{JA} 73°C/W	θ _{JC} 24°C/W
Ceramic Flatpack Package	114°C/W	29°C/W
Maximum Package Power Dissipation at +125	OC Ambien	t
SBDIP Package		
Ceramic Flatpack Package		0.44W
If device power exceeds package dissipation of	capability, pr	ovide heat
sinking or derate linearly at the following rate:		
SBDIP Package	1	3.7mW/°C
Ceramic Flatpack Package		8.8mW/°C

CAUTION: As with all semiconductors, stress listed under "Absolute Maximum Ratings" may be applied to devices (one at a time) without resulting in permanent damage. This is a stress rating only. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. The conditions listed under "Electrical Performance Characteristics" are the only conditions recommended for satisfactory device operation.

Operating Conditions

Supply Voltage (VCC)	Input Low Voltage (VIL)
Input Rise and Fall Times at 4.5V VCC (TR, TF) 500ns Max.	Input High Voltage (VIH)
Operating Temperature Range (T _A)55°C to +125°C	

TABLE 1. DC ELECTRICAL PERFORMANCE CHARACTERISTICS

		(NOTE 1)	GROUP A SUB-		LIM	IITS	
PARAMETER	SYMBOL	CONDITIONS	GROUPS	TEMPERATURE	MIN	MAX	UNITS
Quiescent Current	ICC	VCC = 5.5V, VIN = VCC or GND	1	+25°C	-	40	μА
		VIIV - VCC OI GIVD	2, 3	+125°C, -55°C	-	750	μА
Output Current (Sink)	IOL	VCC = 4.5V, VIH = 4.5V, VOUT = 0.4V, VIL = 0V	1	+25°C	4.8	-	mA
(Ollik)		VOOT = 0.4V, VIL = 0V	2, 3	+125°C, -55°C	4.0	-	mA
Output Current (Source)	IOH	VCC = 4.5V, VIH = 4.5V, VOUT = VCC -0.4V.	1	+25°C	-4.8	-	mA
(Gource)		VIL = 0V	2, 3	+125°C, -55°C	-4.0	-	mA
Output Voltage Low	VOL	VCC = 4.5V, VIH = 2.25V, IOL = 50μA, VIL = 0.80V	1, 2, 3	+25°C, +125°C, -55°C	-	0.1	V
		VCC = 5.5V, VIH = 2.75V, IOL = 50μA, VIL = 0.8V	1, 2, 3	+25°C, +125°C, -55°C	-	0.1	V
Output Voltage High	VOH	VCC = 4.5V, VIH = 2.25V, IOL = -50μA, VIL = 0.80V	1, 2, 3	+25°C, +125°C, -55°C	VCC -0.1	-	V
		VCC = 5.5V, VIH = 2.75V, IOL = -50μA, VIL = 0.8V	1, 2, 3	+25°C, +125°C, -55°C	VCC -0.1	-	V
Input Leakage Current	IIN	VCC = 5.5V, VIN = VCC or GND	1	+25°C	-	±0.5	μА
Guirent		GIAD	2, 3	+125°C, -55°C	-	±5.0	μА
Noise Immunity Functional Test	FN	VCC = 4.5V, VIH = 2.25V, VIL = 0.8V (Note 2)	7, 8A, 8B	+25°C, +125°C, -55°C	-	-	-

NOTES:

- 1. All voltages reference to device GND.
- 2. For functional tests VO ≥ 4.0V is recognized as a logic "1", and VO ≤ 0.5V is recognized as a logic "0".



TABLE 2. AC ELECTRICAL PERFORMANCE CHARACTERISTICS

		(1)0750 (0)	GROUP		LIN	IITS	
PARAMETER	SYMBOL	(NOTES 1, 2) CONDITIONS	A SUB- GROUPS	TEMPERATURE	MIN	MAX	UNITS
CPU to Qn	TPLH	VCC = 4.5V	9	+25°C	2	29	ns
			10, 11	+125°C, -55°C	2	34	ns
	TPHL	VCC = 4.5V	9	+25°C	2	35	ns
			10, 11	+125°C, -55°C	2	41	ns
CPD to Qn	TPLH	VCC = 4.5V	9	+25°C	2	31	ns
			10, 11	+125°C, -55°C	2	36	ns
	TPHL	VCC = 4.5V	9	+25°C	2	36	ns
			10, 11	+125°C, -55°C	2	42	ns
PL to Qn	TPLH	VCC = 4.5V	9	+25°C	2	32	ns
			10, 11	+125°C, -55°C	2	36	ns
	TPHL	VCC = 4.5V	9	+25°C	2	45	ns
			10, 11	+125°C, -55°C	2	53	ns
MR to Qn	TPHL	VCC = 4.5V	9	+25°C	2	37	ns
			10, 11	+125°C, -55°C	2	44	ns

NOTES:

- 1. All voltages referenced to device GND.
- 2. AC measurements assume RL = 500Ω , CL = 50pF, Input TR = TF = 3ns, VIL = GND, VIH = 3V.

TABLE 3. ELECTRICAL PERFORMANCE CHARACTERISTICS

					LIMITS		
PARAMETER	SYMBOL	CONDITIONS	NOTES	TEMPERATURE	MIN	MAX	UNITS
Capacitance Power	CPD	VCC = 5.0V, f = 1MHz	1	+25°C	-	53	pF
Dissipation			1	+125°C, -55°C	-	75	pF
Input Capacitance	CIN	VCC = 5.0V, f = 1MHz	1	+25°C	-	10	pF
			1	+125°C	-	10	pF
Output Transition	TTHL	VCC = 4.5V	1	+25°C	-	15	ns
Time	TTLH		1	+125°C, -55°C	-	22	ns
Maximum Operating	FMAX	VCC = 4.5V	1	+25°C	-	25	MHz
Frequency (CPU, CPD)			1	+125°C, -55°C	-	15	MHz
Setup Time	TSU	VCC = 4.5V	1	+25°C	15	-	ns
Pn to PL			1	+125°C, -55°C	22	-	ns
Hold <u>Tim</u> e	TH	VCC = 4.5V	1	+25°C	0	-	ns
Pn to PL			1	+125°C, -55°C	0	-	ns
Hold Time CPD to	TH	VCC = 4.5V	1	+25°C	16	-	ns
CPU or CPU to CPD			1	+125°C, -55°C	24	-	ns
Pulse Width	TW	VCC = 4.5V	1	+25°C	23	-	ns
CPU to CPD			1	+125°C, -55°C	35	-	ns
Pulse Width PL	TW	VCC = 4.5V	1	+25°C	16	-	ns
			1	+125°C, -55°C	24	-	ns



TABLE 3. ELECTRICAL PERFORMANCE CHARACTERISTICS (Continued)

					LIMITS		
PARAMETER	SYMBOL	CONDITIONS	NOTES	TEMPERATURE	MIN	MAX	UNITS
Pulse Width MR	TW	VCC = 4.5V	1	+25°C	20	-	ns
			1	+125°C, 55°C	30	-	ns
Recovery Time	TREC	VCC = 4.5V	1	+25°C	15	-	ns
PL to CPU, CPD			1	+125°C, 55°C	22	-	ns
Recovery Time	TREC	VCC = 4.5V	1	+25°C	5	-	ns
MR to CPU, CPD			1	+125°C, 55°C	5	-	ns

NOTE:

TABLE 4. DC POST RADIATION ELECTRICAL PERFORMANCE CHARACTERISTICS

		(NOTEC 4-2)			RAD	
PARAMETER	SYMBOL	(NOTES 1, 2) CONDITIONS	TEMPERATURE	MIN	MAX	UNITS
Quiescent Current	ICC	VCC = 5.5V, VIN = VCC or GND	+25°C	-	0.75	mA
Output Current (Sink)	IOL	VCC = 4.5V, VIN = VCC or GND, VOUT = 0.4V	+25°C	4.0	-	mA
Output Current (Source)	IOH	VCC = 4.5V, VIN = VCC or GND, VOUT = VCC -0.4V	+25°C	-4.0	-	mA
Output Voltage Low	VOL	VCC = 4.5V or 5.5V, VIH = VCC/2, VIL = 0.8V, IOL = 50μA	+25°C	-	0.1	V
Output Voltage High	VOH	VCC = 4.5V or 5.5V, VIH = VCC/2, VIL = 0.8V, IOL = -50μA	+25°C	VCC -0.1	-	V
Input Leakage Current	IIN	VCC = 5.5V, VIN = VCC or GND	+25°C	-	±5	μА
Noise Immunity Functional Test	FN	VCC = 4.5V, VIH = 2.25V, VIL = 0.8V, (Note 3)	+25°C	-	-	-
CPU to Qn	TPLH	VCC = 4.5V	+25°C	2	34	ns
	TPHL	VCC = 4.5V	+25°C	2	41	ns
CPD to Qn	TPLH	VCC = 4.5V	+25°C	2	36	ns
	TPHL	VCC = 4.5V	+25°C	2	42	ns
PL to Qn	TPLH	VCC = 4.5V	+25°C	2	36	ns
	TPHL	VCC = 4.5V	+25°C	2	53	ns
MR to Qn	TPHL	VCC = 4.5V	+25°C	2	44	ns

NOTES:

- 1. All voltages referenced to device GND.
- 2. AC measurements assume RL = 500Ω , CL = 50pF, Input TR = TF = 3ns, VIL = GND, VIH = 3V.
- 3. For functional tests $VO \ge 4.0V$ is recognized as a logic "1", and $VO \le 0.5V$ is recognized as a logic "0".



^{1.} The parameters listed in Table 3 are controlled via design or process parameters. Min and Max Limits are guaranteed but not directly tested. These parameters are characterized upon initial design release and upon design changes which affect these characteristics.

TABLE 5. BURN-IN AND OPERATING LIFE TEST, DELTA PARAMETERS (+25°C)

PARAMETER	GROUP B SUBGROUP	DELTA LIMIT
ICC	5	12μΑ
IOL/IOH	5	-15% of 0 Hour

TABLE 6. APPLICABLE SUBGROUPS

CONFORMANCE GROUPS		METHOD	GROUP A SUBGROUPS	READ AND RECORD
Initial Test (Preburn-	ln)	100%/5004	1, 7, 9	ICC, IOL/H
Interim Test I (Postb	urn-ln)	100%/5004	1, 7, 9	ICC, IOL/H
Interim Test II (Post	ourn-In)	100%/5004	1, 7, 9	ICC, IOL/H
PDA		100%/5004	1, 7, 9, Deltas	
Interim Test III (Post	Interim Test III (Postburn-In)		1, 7, 9	ICC, IOL/H
PDA		100%/5004	1, 7, 9, Deltas	
Final Test		100%/5004	2, 3, 8A, 8B, 10, 11	
Group A (Note 1)		Sample/5005	1, 2, 3, 7, 8A, 8B, 9, 10, 11	
Group B	Subgroup B-5	Sample/5005	1, 2, 3, 7, 8A, 8B, 9, 10, 11, Deltas	Subgroups 1, 2, 3, 9, 10, 11
	Subgroup B-6	Sample/5005	1, 7, 9	
Group D		Sample/5005	1, 7, 9	

NOTE: 1. Alternate Group A testing in accordance with method 5005 of MIL-STD-883 may be exercised.

TABLE 7. TOTAL DOSE IRRADIATION

CONFORMANCE		TEST		READ AND	RECORD
GROUPS	METHOD	PRE RAD	POST RAD	PRE RAD	POST RAD
Group E Subgroup 2	5005	1, 7, 9	Table 4	1, 9	Table 4 (Note 1)

NOTE: 1. Except FN test which will be performed 100% Go/No-Go.

TABLE 8. DYNAMIC BURN-IN TEST CONNECTIONS

				OSCILLATOR		
OPEN	GROUND	1/2 VCC = 3V \pm 0.5V	$\text{VCC} = 6\text{V} \pm 0.5\text{V}$	50kHz	25kHz	
STATIC BURN-IN I TEST CONNECTIONS (Note 1)						
2, 3, 6, 7, 12, 13	1, 4, 5, 8 - 11, 14, 15	-	16	-	-	
STATIC BURN-IN II TEST CONNECTIONS (Note 1)						
2, 3, 6, 7, 12, 13	8	-	1, 4, 5, 9 - 11, 14 - 16	-	-	
DYNAMIC BURN-IN TEST CONNECTIONS (Note 2)						
-	1, 8 - 10, 14, 15	2, 3, 6, 7, 12, 13	4, 11, 16	5	-	

NOTES:

- 1. Each pin except VCC and GND will have a resistor of 10K Ω ± 5% for static burn-in.
- 2. Each pin except VCC and GND will have a resistor of 1K $\!\Omega\pm5\%$ for dynamic burn-in.

TABLE 9. IRRADIATION TEST CONNECTIONS

OPEN	GROUND	$VCC = 5V \pm 0.5V$	
2, 3, 6, 7, 12, 13	8	1, 4, 5, 9 - 11, 14 - 16	

NOTE: Each pin except VCC and GND will have a resistor of $47 \text{K}\Omega \pm 5\%$ for irradiation testing. Group E, Subgroup 2, sample size is 4 dice/wafer 0 failures.



Intersil Space Level Product Flow - 'MS'

Wafer Lot Acceptance (All Lots) Method 5007 (Includes SEM)

GAMMA Radiation Verification (Each Wafer) Method 1019, 4 Samples/Wafer, 0 Rejects

100% Nondestructive Bond Pull, Method 2023

Sample - Wire Bond Pull Monitor, Method 2011

Sample - Die Shear Monitor, Method 2019 or 2027

100% Internal Visual Inspection, Method 2010, Condition A

100% Temperature Cycle, Method 1010, Condition C, 10 Cycles

100% Constant Acceleration, Method 2001, Condition per Method 5004

100% PIND, Method 2020, Condition A

100% External Visual

100% Serialization

100% Initial Electrical Test (T0)

100% Static Burn-In 1, Condition A or B, 24 hrs. min., +125°C min., Method 1015

100% Interim Electrical Test 1 (T1)

100% Delta Calculation (T0-T1)

100% Static Burn-In 2, Condition A or B, 24 hrs. min., +125°C min., Method 1015

100% Interim Electrical Test 2 (T2)

100% Delta Calculation (T0-T2)

100% PDA 1, Method 5004 (Notes 1and 2)

100% Dynamic Burn-In, Condition D, 240 hrs., +125°C or Equivalent, Method 1015

100% Interim Electrical Test 3 (T3)

100% Delta Calculation (T0-T3)

100% PDA 2, Method 5004 (Note 2)

100% Final Electrical Test

100% Fine/Gross Leak, Method 1014

100% Radiographic, Method 2012 (Note 3)

100% External Visual, Method 2009

Sample - Group A, Method 5005 (Note 4)

100% Data Package Generation (Note 5)

NOTES:

- 1. Failures from Interim electrical test 1 and 2 are combined for determining PDA 1.
- 2. Failures from subgroup 1, 7, 9 and deltas are used for calculating PDA. The maximum allowable PDA = 5% with no more than 3% of the failures from subgroup 7.
- 3. Radiographic (X-Ray) inspection may be performed at any point after serialization as allowed by Method 5004.
- 4. Alternate Group A testing may be performed as allowed by MIL-STD-883, Method 5005.
- 5. Data Package Contents:
 - Cover Sheet (Intersil Name and/or Logo, P.O. Number, Customer Part Number, Lot Date Code, Intersil Part Number, Lot Number, Quantity)
 - · Wafer Lot Acceptance Report (Method 5007). Includes reproductions of SEM photos with percent of step coverage.
 - GAMMA Radiation Report. Contains Cover page, disposition, Rad Dose, Lot Number, Test Package used, Specification Numbers, Test
 equipment, etc. Radiation Read and Record data on file at Intersil.
 - X-Ray report and film. Includes penetrometer measurements.
 - · Screening, Electrical, and Group A attributes (Screening attributes begin after package seal).
 - Lot Serial Number Sheet (Good units serial number and lot number).
 - · Variables Data (All Delta operations). Data is identified by serial number. Data header includes lot number and date of test.
 - The Certificate of Conformance is a part of the shipping invoice and is not part of the Data Book. The Certificate of Conformance is signed by an authorized Quality Representative.

© Copyright Intersil Americas LLC 1999. All Rights Reserved.

All trademarks and registered trademarks are the property of their respective owners.

For additional products, see www.intersil.com/en/products.html

Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted in the quality certifications found at www.intersil.com/en/support/qualandreliability.html

Intersil products are sold by description only. Intersil may modify the circuit design and/or specifications of products at any time without notice, provided that such modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. Accordingly, the reader is cautioned to verify that datasheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com



AC Timing Diagrams




FIGURE 1. CLOCK TO OUTPUT DELAYS AND CLOCK PULSE WIDTH




FIGURE 2. CLOCK TO TERMINAL COUNT DELAYS




FIGURE 3. PARALLEL LOAD PULSE WIDTH, PARALLEL LOAD TO OUTPUT DELAYS, AND PARALLEL LOAD TO CLOCK RECOVERY TIME




FIGURE 4. MASTER RESET PULSE WIDTH, MASTER RESET TO OUTPUT DELAY AND MASTER RESET TO CLOCK RECOVERY TIME




FIGURE 5. SETUP AND HOLD TIMES DATA TO PARALLEL LOAD (PL)




FIGURE 6. OUTPUT TRANSITION TIME

AC Timing Diagrams

AC VOLTAGE LEVELS

PARAMETER	нстѕ	UNITS
VCC	4.50	V
VIH	3.00	V
VS	1.30	V
VIL	0	V
GND	0	V

AC Load Circuit



Die Characteristics

DIE DIMENSIONS:

104 x 86 mils

METALLIZATION:

Type: AISi

Metal Thickness: $11k\text{\AA} \pm 1k\text{\AA}$

GLASSIVATION:

Type: SiO_2 Thickness: $13k\text{\AA} \pm 2.6k\text{\AA}$

WORST CASE CURRENT DENSITY:


 $< 2.0 \times 10^5 \text{A/cm}^2$

BOND PAD SIZE:

 $100\mu m \times 100\mu m$ 4 mils x 4 mils

Metallization Mask Layout

HCTS193MS



NOTE: The die diagram is a generic plot from a similar HCS device. It is intended to indicate approximate die size and bond pad location. The mask series for the HCTS193 is TA14451A.