# **inter<sub>sil</sub>**"

## DATASHEET

## HCTS540MS

Radiation Hardened Inverting Octal Buffer/Line Driver, Three-State

FN2232 Rev 2.00 September 1995

## Features

- 3 Micron Radiation Hardened CMOS SOS
- Total Dose 200K RAD (Si)
- SEP Effective LET No Upsets: >100 MEV-cm<sup>2</sup>/mg
- Single Event Upset (SEU) Immunity < 2 x 10<sup>-9</sup> Errors/ Bit-Day (Typ)
- Dose Rate Survivability: >1 x 10<sup>12</sup> RAD (Si)/s
- Dose Rate Upset >10<sup>10</sup> RAD (Si)/s 20ns Pulse
- Latch-Up Free Under Any Conditions
- Fanout (Over Temperature Range)
  - Bus Driver Outputs 15 LSTTL Loads
- Military Temperature Range: -55°C to +125°C
- Significant Power Reduction Compared to LSTTL ICs
- DC Operating Voltage Range: 4.5V to 5.5V
- LSTTL Input Compatibility
  - VIL = 0.8V Max
  - VIH = VCC/2 Min
- Input Current Levels Ii  $\leq$  5µA at VOL, VOH

## Description

The Intersil HCTS540MS is a Radiation Hardened inverting Octal Buffer/Line Driver, with two active-low output enables. The output enable pins ( $\overline{OE1}$  and  $\overline{OE2}$ ) control the three-state outputs. If either enable is high the outputs will be in the high <u>imp</u>edance state. For data output both enables ( $\overline{OE1}$  and  $\overline{OE2}$ ) must be low.

The HCTS540MS utilizes advanced CMOS/SOS technology to achieve high-speed operation. This device is a member of radiation hardened, high-speed, CMOS/SOS Logic Family.

The HCTS540MS is supplied in a 20 lead Ceramic flatpack (K suffix) or a SBDIP Package (D suffix).

#### 20 LEAD CERAMIC DUAL-IN-LINE METAL SEAL PACKAGE (SBDIP) MIL-STD-1835 CDIP2-T20, LEAD FINISH C TOP VIEW 0E1 1 A0 2 A1 3 18 Y0

A2 4

A3 5

A4 6

A5 7

A6 8

A7 9

GND 10

17 Y1

16 Y2

15 Y3

14 Y4

13 Y5


11 Y7

Y6

12

**Pinouts** 






## **Ordering Information**

PART NUMBER	TEMPERATURE RANGE	SCREENING LEVEL	PACKAGE
HCTS540DMSR	-55°C to +125°C	Intersil Class S Equivalent	20 Lead SBDIP
HCTS540KMSR	-55°C to +125°C	Intersil Class S Equivalent	20 Lead Ceramic Flatpack
HCTS540D/Sample	+25°C	Sample	20 Lead SBDIP
HCTS540K/Sample	+25°C	Sample	20 Lead Ceramic Flatpack
HCTS540HMSR	+25°C	Die	Die



## **Functional Diagram**



#### TRUTH TABLE

OE1	OE2	AN	OUTPUT
L	L	L	Н
L	L	Н	L
Н	Х	Х	Z
х	Н	Х	Z

H = High Level

L = Low Level

X = Don't Care Z = High Impedance

#### **Absolute Maximum Ratings**

Supply Voltage (VCC)	V to +7.0V
Input Voltage Range, All Inputs0.5V to V	VCC +0.5V
DC Input Current, Any One Input	±10mA
DC Drain Current, Any One Output	±25mA
(All Voltage Reference to the VSS Terminal)	
Storage Temperature Range (TSTG)65°C	to +150°C
Lead Temperature (Soldering 10sec)	+265°C
Junction Temperature (TJ)	+175°C
ESD Classification	Class 1

#### Reliability Information

Thermal Resistance SBDIP Package	θ <sub>JA</sub> 72ºC/W 107ºC/W	θ <sub>JC</sub> 24ºC/W 28ºC/W
Ceramic Flatpack Package		
Maximum Package Power Dissipation at +12	5°C Ambien	t
SBDIP Package		0.69W
Ceramic Flatpack Package		0.47W
If device power exceeds package dissipation	capability, pr	rovide heat
sinking or derate linearly at the following rate	:	
SBDIP Package	1	3.9mW/ <sup>o</sup> C
Ceramic Flatpack Package		9.3mW/ <sup>o</sup> C

CAUTION: As with all semiconductors, stress listed under "Absolute Maximum Ratings" may be applied to devices (one at a time) without resulting in permanent damage. This is a stress rating only. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. The conditions listed under "Electrical Performance Characteristics" are the only conditions recommended for satisfactory device operation.

#### **Operating Conditions**

Supply Voltage (VCC)	. +4.5V to +5.5V
Operating Temperature Range (T <sub>A</sub> )	-55°C to +125°C
Input Rise and Fall Times at 4.5V VCC (TR, TF)	500ns Max.

Input Low Voltage (VIL)	0.0V to 0.8V
Input High Voltage (VIH)	VCC/2 to VCC

TABLE 1. D	C ELECTRICAL	PERFORMANCE CHARACTERISTICS
------------	--------------	-----------------------------

			GROUP		LIMITS		
PARAMETER	SYMBOL	(NOTE 1) CONDITIONS	A SUB- GROUPS	TEMPERATURE	MIN	MAX	UNITS
Quiescent Current	ICC	VCC = 5.5V,	1	+25°C	-	40	μA
		VIN = VCC or GND	2, 3	+125°C, -55°C	-	750	μA
Output Current	IOL	VCC = 4.5V, VIH = 4.5V,	1	+25°C	7.2	-	mA
(Sink)		VOUT = 0.4V, VIL = 0V	2, 3	+125°C, -55°C	6.0	-	mA
Output Current	IOH	VCC = 4.5V, VIH = 4.5V,	1	+25°C	-7.2	-	mA
(Source)		VOUT = VCC - 0.4V, VIL = 0V	2, 3	+125°C, -55°C	-6.0	-	mA
Output Voltage Low	VOL	VCC = 4.5V, VIH = 2.25V, IOL = 50μA, VIL = 0.8V	1, 2, 3	+25°C, +125°C, -55°C	-	0.1	V
		VCC = 5.5V, VIH = 2.75V, IOL = 50μA, VIL = 0.8V	1, 2, 3	+25°C, +125°C, -55°C	-	0.1	V
Output Voltage High	VOH	VCC = 4.5V, VIH = 2.25V, IOH = -50μA, VIL = 0.8V	1, 2, 3	+25°C, +125°C, -55°C	VCC -0.1	-	V
		VCC = 5.5V, VIH = 2.75V, IOH = -50μA, VIL = 0.8V	1, 2, 3	+25°C, +125°C, -55°C	VCC -0.1	-	V
Input Leakage	IIN	VCC = 5.5V, VIN = VCC or	1	+25°C	-	±0.5	μA
Current		GND	2, 3	+125°C, -55°C	-	±5.0	μA
Three-State Output	· · · · ·	VCC = 5.5V, Applied Volt-	1	+25°C	-	±1	μA
Leakage Current		age = 0V or VCC	2, 3	+125°C, -55°C	-	±50	μA
Noise Immunity Functional Test	FN	VCC = 4.5V, VIH = 2.25V, VIL = 0.8V (Note 2)	7, 8A, 8B	+25°C, +125°C, -55°C	-	-	-

NOTES:

1. All voltages referenced to device GND.

2. For functional tests,  $VO \ge 4.0V$  is recognized as a logic "1", and  $VO \le 0.5V$  is recognized as a logic "0".

			GROUP A SUB-		LIM	IITS	
PARAMETER	SYMBOL	(NOTES 1, 2) CONDITIONS	GROUPS	TEMPERATURE	MIN	MAX	UNITS
Data to Output	TPHL	VCC = 4.5V	9	+25°C	2	21	ns
	TPLH	VCC = 4.5V	10, 11	+125°C, -55°C	2	25	ns
Enable to Output	TPZL	VCC = 4.5V	9	+25°C	2	30	ns
			10, 11	+125°C, -55°C	2	35	ns
	TPZH	VCC = 4.5V	9	+25°C	2	26	ns
			10, 11	+125°C, -55°C	2	30	ns
Disable to Output	TPLZ, TPHZ	VCC = 4.5V	9	+25°C	2	26	ns
	11 112		10, 11	+125°C, -55°C	2	30	ns

#### TABLE 2. AC ELECTRICAL PERFORMANCE CHARACTERISTICS

NOTES:

1. All voltages referenced to device GND.

2. AC measurements assume RL =  $500\Omega$ , CL = 50pF, Input TR = TF = 3ns, VIL = GND, VIH = 3V.

					LIMITS		
PARAMETER	SYMBOL	CONDITIONS	NOTES	TEMPERATURE	MIN	MAX	UNITS
Capacitance Power Dissipation	CPD	VCC = 5.0V, f = 1MHz	1	+25°C	-	45	pF
Dissipation			1	+125°C, -55°C	-	50	pF
Input Capacitance	CIN	VCC = 5.0V, f = 1MHz	1	+25°C	-	10	pF
			1	+125°C, -55°C	-	10	pF
Output Transition Time	TTHL, TTLH	VCC = 4.5V	1	+25°C	-	12	ns
	1120		1	+125°C, -55°C	-	18	ns

NOTE:

1. The parameters listed in Table 3 are controlled via design or process parameters. Min and Max Limits are guaranteed but not directly tested. These parameters are characterized upon initial design release and upon design changes which affect these characteristics.

TABLE 4. DC POST RADIATION ELECTRICAL PERFORMANCE CHARACTERISTICS
TABLE 4. DOT OUT INDIATION ELECTRICAL TEN ORMANDE ONANAOTENIOTION

		(NOTES 1, 2)		200K RAD LIMITS		
PARAMETER	SYMBOL	CONDITIONS	TEMPERATURE	MIN	MAX	UNITS
Quiescent Current	ICC	VCC = 5.5V, VIN = VCC or GND	+25°C	-	0.75	mA
Output Current (Sink)	IOL	VCC = 4.5V, VIN = VCC or GND, VOUT = 0.4V	+25°C	6.0	-	mA
Output Current (Source)	ЮН	VCC = 4.5V, VIN = VCC or GND, VOUT = VCC -0.4V	+25°C	-6.0	-	mA
Output Voltage Low	VOL	VCC = 4.5V or 5.5V, VIH = VCC/2, VIL = 0.8V, IOL = 50µA	+25°C	-	0.1	V



		(NOTES 1, 2)		200K RAD LIMITS		
PARAMETER	SYMBOL	CONDITIONS	TEMPERATURE	MIN	MAX	UNITS
Output Voltage High	VOH	VCC = 4.5V or 5.5V, VIH = VCC/2, VIL = 0.8V, IOH = -50 $\mu A$	+25ºC	VCC -0.1	-	V
Input Leakage Current	IIN	VCC = 5.5V, VIN = VCC or GND	+25°C	-	±5	μΑ
Three-State Ouptut Leakage Current	IOZ	VCC = 5.5V, Applied Voltage = 0V or VCC	+25°C	-	±50	μA
Noise Immunity Functional Test	FN	VCC = 4.5V, VIH = 2.25V, VIL = 0.8V, (Note 3)	+25°C	-	-	-
Data to Output	TPLH, TPHL	VCC = 4.5V	+25°C	2	25	ns
Enable to Output	TPZL	VCC = 4.5V	+25°C	2	35	ns
	TPZH	1	+25°C	2	30	ns
Disable to Output	TPLZ, TPHZ	VCC = 4.5V	+25°C	2	30	ns

#### TABLE 4. DC POST RADIATION ELECTRICAL PERFORMANCE CHARACTERISTICS (Continued)

NOTES:

1. All voltages referenced to device GND.

2. AC measurements assume RL =  $500\Omega$ , CL = 50pF, Input TR = TF = 3ns, VIL = GND, VIH = 3V.

3. For functional tests VO  $\ge$  4.0V is recognized as a logic "1", and VO  $\le$  0.5V is recognized as a logic "0".

#### TABLE 5. BURN-IN AND OPERATING LIFE TEST, DELTA PARAMETERS (+25°C)

PARAMETER	GROUP B SUBGROUP	DELTA LIMIT
ICC	5	12μΑ
IOL/IOH	5	-15% of 0 Hour
IOZL/IOZH	5	±200nA

#### TABLE 6. APPLICABLE SUBGROUPS

CONFORMANCE GROUPS		METHOD	GROUP A SUBGROUPS	READ AND RECORD
Initial Test (Preburn-In)		100%/5004	1, 7, 9	ICC, IOL/H
Interim Test I (Pos	stburn-In)	100%/5004	1, 7, 9	ICC, IOL/H
Interim Test II (Po	ostburn-In)	100%/5004	1, 7, 9	ICC, IOL/H
PDA		100%/5004	1, 7, 9, Deltas	
Interim Test III (Postburn-In)		100%/5004	1, 7, 9	
PDA		100%/5004	1, 7, 9, Deltas	
Final Test		100%/5004	2, 3, 8A, 8B, 10, 11	
Group A (Note 1)		Sample/5005	1, 2, 3, 7, 8A, 8B, 9, 10, 11	
Group B Subgroup B-5		Sample/5005	1, 2, 3, 7, 8A, 8B, 9, 10, 11, Deltas	Subgroups 1, 2, 3, 9, 10, 11, (Note 2)
Subgroup B-6		Sample/5005	1, 7, 9	
Group D		Sample/5005	1, 7, 9	

NOTES:

1. Alternate Group A testing in accordance with Method 5005 of MIL-STD-883 may be exercised.

2. Table 5 parameters only.

#### TABLE 7. TOTAL DOSE IRRADIATION

CONFORMANCE		TE	ST	READ AND	RECORD
GROUPS	METHOD	PRE RAD	POST RAD	PRE RAD	POST RAD
Group E Subgroup 2	5005	1, 7, 9	Table 4	1, 9	Table 4 (Note 1)

NOTE:

1. Except FN test which will be performed 100% Go/No-Go.

#### TABLE 8. STATIC BURN-IN AND DYNAMIC BURN-IN TEST CONNECTIONS

				OSCILLATOR		
OPEN	GROUND	1/2 VCC = 3V $\pm$ 0.5V	VCC = 6V $\pm$ 0.5V	50kHz	25kHz	
STATIC BURN	STATIC BURN-IN I TEST CONNECTIONS (Note 1)					
11 - 18	1 - 10, 19	-	20	-	-	
STATIC BURN	STATIC BURN-IN II TEST CONNECTIONS (Note 1)					
11 - 18	10	-	1 - 9, 19, 20	-	-	
DYNAMIC BURN-IN TEST CONNECTIONS (Note 2)						
-	10	11 - 18	20	1, 19	2 - 9	

NOTES:

2. Each pin except VCC and GND will have a resistor of  $680\Omega\pm5\%$  for dynamic burn-in.

#### TABLE 9. IRRADIATION TEST CONNECTIONS

OPEN	GROUND	VCC = 5V $\pm$ 0.5V
11 - 18	10	1 - 9, 19, 20


NOTE: Each pin except VCC and GND will have a resistor of 47K $\Omega \pm 5\%$  for irradiation testing. Group E, Subgroup 2, sample size is 4 dice/wafer 0 failures.

<sup>1.</sup> Each pin except VCC and GND will have a resistor of 10K  $\Omega\pm5\%$  for static burn-in.

NOTES:

- 1. Failures from Interim electrical test 1 and 2 are combined for determining PDA 1.
- 2. Failures from subgroup 1, 7, 9 and deltas are used for calculating PDA. The maximum allowable PDA = 5% with no more than 3% of the failures from subgroup 7.
- 3. Radiographic (X-Ray) inspection may be performed at any point after serialization as allowed by Method 5004.
- 4. Alternate Group A testing may be performed as allowed by MIL-STD-883, Method 5005.
- 5. Data Package Contents:
  - Cover Sheet (Intersil Name and/or Logo, P.O. Number, Customer Part Number, Lot Date Code, Intersil Part Number, Lot Number, Quantity).
  - Wafer Lot Acceptance Report (Method 5007). Includes reproductions of SEM photos with percent of step coverage.
  - GAMMA Radiation Report. Contains Cover page, disposition, Rad Dose, Lot Number, Test Package used, Specification Numbers, Test equipment, etc. Radiation Read and Record data on file at Intersil.
  - · X-Ray report and film. Includes penetrometer measurements.
  - · Screening, Electrical, and Group A attributes (Screening attributes begin after package seal).
  - Lot Serial Number Sheet (Good units serial number and lot number).
  - · Variables Data (All Delta operations). Data is identified by serial number. Data header includes lot number and date of test.
  - The Certificate of Conformance is a part of the shipping invoice and is not part of the Data Book. The Certificate of Conformance is signed by an authorized Quality Representative.


## AC Timing Diagrams



AC VOLTAGE LEVELS

PARAMETER	HCTS	UNITS
VCC	4.50	V
VIH	3.00	V
VS	1.30	V
VIL	0	V
GND	0	V


Three-State Low Timing Diagrams




#### THREE-STATE LOW VOLTAGE LEVELS

PARAMETER	HCTS	UNITS
VCC	4.50	V
VIH	3.00	V
VS	1.30	V
VT	1.30	V
VW	0.90	V
VIL	0	V
GND	0	V


## AC Load Circuit



Three-State Low Load Circuit




## Three-State High Timing Diagrams



#### THREE-STATE HIGH VOLTAGE LEVELS

PARAMETER	HCTS	UNITS
VCC	4.50	V
VIH	3.00	V
VS	1.30	V
VT	1.30	V
VW	3.60	V
VIL	0	V
GND	0	V

## Three-State High Load Circuit



© Copyright Intersil Americas LLC 1999. All Rights Reserved. All trademarks and registered trademarks are the property of their respective owners.

For additional products, see www.intersil.com/en/products.html

Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted in the quality certifications found at <a href="http://www.intersil.com/en/support/qualandreliability.html">www.intersil.com/en/support/qualandreliability.html</a>

Intersil products are sold by description only. Intersil may modify the circuit design and/or specifications of products at any time without notice, provided that such modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. Accordingly, the reader is cautioned to verify that datasheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com



#### **Die Characteristics**

#### **DIE DIMENSIONS:**

101 x 85mils

#### **METALLIZATION:**

Type: SiAl Metal Thickness:  $11k\dot{A} \pm 1k\dot{A}$ 

#### **GLASSIVATION:**


Type: SiO<sub>2</sub> Thickness:  $13k\dot{A} \pm 2.6k\dot{A}$ 

#### WORST CASE CURRENT DENSITY: <2.0 x 10<sup>5</sup>A/cm<sup>2</sup>

#### BOND PAD SIZE:

100µm x 100µm 4 mils x 4 mils

## Metallization Mask Layout



NOTE: The die diagram is a generic plot form a similar HCS device. It is intended to indicate approximate die size and bond pad location. The mask series for the HCTS540 is TA14455A.

intersil