

# HD29051

## Dual Differential Line Drivers / Receivers With 3 State Outputs

The HD29051 features differential line drivers / receivers with three state output designed to meet the spec of EIA RS-422A and 423A. Each device has two drivers / receivers in a 16 pin package. The device becomes in enable state when active high for a driver and active low for a receiver.

### Features


#### Driver

- Built in current restriction when short circuit
- Power up / down protection.
- High output current  $I_{OH} = -40 \text{ mA}$   
 $I_{OL} = 40 \text{ mA}$

#### Receiver

- Input hysteresis (Typ. 50 mV)
- In phase input voltage  $\pm 200 \text{ mV}$  of input sensitivity in the range  $-7$  to  $+12 \text{ V}$ .

### Pin Arrangement



### Function Table

Drivers			
Input A	Enable	Output Y	Output Z
L	H	L	H
H	H	H	L
X	L	Z	Z

Receivers	
Differential Input A – B	Output Y
$V_{ID} \geq 0.2 \text{ V}$	H
$-0.2 \text{ V} < V_{ID} < 0.2 \text{ V}$	?
$V_{ID} \leq -0.2 \text{ V}$	L

H : High level  
 L : Low level  
 Z : High impedance  
 X : Immaterial  
 ? : Irrelevant

## Absolute Maximum Ratings

Item	Symbol	Ratings	Unit
Supply Voltage <sup>*1</sup>	VCC	7	V
Input Voltage A , B <sup>*3</sup>	VIN	±25	V
Differential Input Voltage <sup>*2</sup> <sup>*3</sup>	VID	±25	V
Output Current <sup>*3</sup>	IO	50	mA
Enable Input Voltage	VIE	5.5	V
Input Voltage <sup>*4</sup>	VIN	5.5	V
Output Applied Voltage <sup>*4</sup> <sup>*5</sup>	VO	-1.0 to 7.0	V
Operating Temperature Range	T <sub>opr</sub>	0 to 70	°C
Storage Temperature Range	T <sub>stg</sub>	-65 to 150	°C

- Notes: 1. All voltage values except for differential input voltage are with respect to network ground terminal.  
 2. Differential input voltage is measured at the noninverting input with respect to the corresponding inverting input.  
 3. Only receiver  
 4. Only driver  
 5. Z state  
 6. The absolute maximum ratings are values which must not individually be exceeded, and furthermore, no two of which may be realized at the same time.

## Recommended Operating Conditions

Item	Symbol	Min	Typ	Max	Unit
Supply Voltage	VCC	4.75	5.0	5.25	V
In Phase Input Voltage <sup>*1</sup>	VIC	-7.0	—	12	V
Differential Input Voltage <sup>*1</sup>	VID	-6.0	—	6.0	V
Enable Input Voltage	VIE	0	—	5.25	V
Input Voltage <sup>*2</sup>	VIN	0	—	5.25	V
Operating Temperature	T <sub>opr</sub>	0	25	70	°C

- Notes: 1. Only receiver  
 2. Only driver

## Electrical Characteristics (Ta = 0 to +70°C)

## Driver

Item	Symbol	Min	Typ	Max	Unit	Conditions
Input Voltage	V <sub>IHD</sub>	2.0	—	—	V	
	V <sub>ILD</sub>	—	—	0.8	V	
Input Clamp Voltage	V <sub>IKD</sub>	—	—	-1.5	V	V <sub>CC</sub> = 4.75 V I <sub>I</sub> = -18 mA
Output Voltage	V <sub>OHD</sub>	2.5	—	—	V	V <sub>CC</sub> = 4.75 V I <sub>OH</sub> = -20 mA
		2.4	—	—	V	V <sub>CC</sub> = 4.75 V I <sub>OH</sub> = -40 mA
	V <sub>OLD</sub>	—	—	0.45	V	V <sub>CC</sub> = 4.75 V I <sub>OL</sub> = 20 mA
		—	—	0.5	V	V <sub>CC</sub> = 4.75 V I <sub>OL</sub> = 40 mA
Output Leak Current	I <sub>OZD</sub>	-100	—	100	μA	V <sub>CC</sub> = 5.25 V, V <sub>O</sub> = 0.5 V Enable = 0.8 V
		-100	—	100	μA	V <sub>CC</sub> = 5.25 V, V <sub>O</sub> = 2.7 V Enable = 0.8 V
	I <sub>O(Off)</sub>	—	—	-100	μA	V <sub>CC</sub> = 0 V V <sub>O</sub> = -0.25 V
		—	—	100	μA	V <sub>CC</sub> = 0 V V <sub>O</sub> = 6.0 V
Input Current	I <sub>ID</sub>	—	—	100	μA	V <sub>CC</sub> = 5.25 V V <sub>I</sub> = 5.25 V
	I <sub>IHD</sub>	—	—	20	μA	V <sub>CC</sub> = 5.25 V V <sub>I</sub> = 2.7 V
	I <sub>IHD</sub>	—	—	-360	μA	V <sub>CC</sub> = 5.25 V V <sub>I</sub> = 0.4 V
Differential Output Voltage	Δ V <sub>OC</sub>	—	—	0.4	V	
	V <sub>OD2</sub>	2.0	—	—	V	
	Δ V <sub>OD</sub>	—	—	0.4	V	
Short Circuit Output Current	I <sub>OSD</sub> <sup>*1</sup>	-30	—	-150	mA	V <sub>CC</sub> = 5.25 V V <sub>O</sub> = 0 V

## Electrical Characteristics (Ta = 0 to +70°C)

## Receiver

Item	Symbol	Min	Typ	Max	Unit	Conditions
Differential Input Threshold Voltage	<sup>*2</sup> VTHR	—	—	0.2	V	Vo ≥ 2.7 V -7.0 V < Vic < 12 V
		-0.2	—	—	V	Vo ≤ 0.45 V -7.0 V < Vic < 12 V
Input Current	IBR	—	—	1.0	mA	VIN = 12 V 0 V ≤ Vcc ≤ 5.25 V
		—	—	-0.8	mA	VIN = -7 V 0 V ≤ Vcc ≤ 5.25 V
Output Voltage	VOHR	2.7	—	—	V	Vcc = 4.75 V, Io = -400 μA VID = 0.4 V, -7.0 V < Vic < 12 V
	VOLR	—	—	0.45	V	Vcc = 4.75 V, Io = 8.0 mA VID = -0.4 V, -7.0 V < Vic < 12 V
Short Circuit Output Current	<sup>*1</sup> IOSR	-15	—	-85	mA	Vcc = 5.25 V, Vo = 0 V VID = 3.0 V

## Supply

Item	Symbol	Min	Typ	Max	Unit	Conditions
Supply Current	Icc	—	55 <sup>*3</sup>	80	mA	Vcc = 5.25 V

- Notes: 1. Not more than one output should be shorted at a time, and duration of the short circuit should not exceed one second.  
2. In this table, only the threshold voltage is expressed in algebra.  
3. All typical values are at Vcc = 5V, Ta = 25°C.

## Switching Characteristics (Ta = 25°C, Vcc = 5 V)

## Driver

Item	Symbol	Min	Typ	Max	Unit	Conditions
Propagation Delay Time	tPLHD	—	—	20	ns	CL = 30 pF, RL = 75 Ω to GND RL = 180 Ω to Vcc
	tPHLD	—	—	20	ns	CL = 30 pF, RL = 75 Ω to GND RL = 180 Ω to Vcc
Propagation Delay Time Difference	tskd <sup>*1</sup>	—	—	4	ns	CL = 30 pF, RL = 75 Ω to GND RL = 180 Ω to Vcc
Output Enable Time	tzHD	—	—	20	ns	CL = 30 pF RL = 75 Ω to GND
	tzLD	—	—	35	ns	CL = 30 pF RL = 180 Ω to Vcc
Output Disable Time	thZD	—	—	20	ns	CL = 10 pF RL = 75 Ω to GND
	tLZD	—	—	25	ns	CL = 10 pF RL = 180 Ω to Vcc


## Receiver

Item	Symbol	Min	Typ	Max	Unit	Conditions
Propagation Delay Time	tPLHR	—	—	40	ns	CL = 15 pF
	tPHLR	—	—	40	ns	CL = 15 pF


Note: 1.  $tskd = |tPLHD - tPHLD|$

DC Test (  $|V_{OD2}|, \Delta |V_{OD}|, V_{OC}, \Delta |V_{OC}|$  )

$|V_{OD2}|, \Delta |V_{OD}|$  Test



$V_{OC}, \Delta |V_{OC}|$  Test




$\Delta |V_{OD}|$  and  $\Delta |V_{OC}|$  indicate the differences of voltage from the former states when Y and Z outputs are inverted.

$$\Delta |V_{OD}| = \left| |V_{OD2}| - |\overline{V_{OD2}}| \right|$$


$$\Delta |V_{OC}| = |V_{OC} - \overline{V_{OC}}|$$

1. tPLHD, tPHLD

Test circuit




Waveforms




2. tzHD, tzLD, thZD, tLZD

Test circuit




Waveforms




3. tPLHR, tPHLR

Test circuit



Waveforms




- Notes:
1. The pulse generator has the following characteristics:  
 PRR = 1 MHz, 50 % duty cycle,  $t_r = t_f = 6.0$  ns.
  2.  $C_L$  includes probe and jig capacitance.
  3.  $75\ \Omega$  connected between the pin and GND at tZHD tHZD test.  
 $180\ \Omega$  connected between the pin and GND at tZHR tHZR test.
  4. At tHZR, tLZR test, S1 and S2 are closed.  
 At tZHR test, S1 is open and S2 is closed.  
 At tZLR test, S1 is closed and S2 is open.




Main Characteristics


• Output Characteristics (High level)  
[Driver]




• Output Characteristics (Low level)  
[Driver]



• Output Characteristics (High level)  
[Receiver]



• Output Characteristics (Low level)  
[Receiver]



• Input / Output Characteristics  
[Receiver]

