# HD404019/HD4074019-<sub>T-49-19-04</sub>

### Description

The HD404019, HD4074019 are CMOS 4-bit single-chip microcomputers in the HMCS400 series. Each device incorporates ROM, RAM, I/O, serial interface, and 2 timer/counters and contains high-voltage I/O pins, including high-current output pins to drive fluorescent displays directly.

### Features

- 4-bit architecture
- 16384 words of 10-bit ROM
  - -Mask ROM: HD404019
- PROM: HD4074019
- 992 digits of 4-bit RAM
- 58 I/O pins, including 26 high-voltage I/O pins (40 V max)
- 2 timer/counters
  - -11-bit prescaler
  - -8-bit free running timer/counter
  - -8-bit auto-reload timer/event counter
- Clock synchronous 8-bit serial interface
- Five interrupt sources
  - -External: 2
  - -Timer/counter: 2
  - Serial interface: 1
- Subroutine stack
  - -Up to 16 levels including interrupts
- Minimum instruction execution time -0.89 µs
- Low power dissipation modes
  - -Standby: Stops instruction execution while allowing clock oscillation and interrupt functions to operate
  - -Stop: Stops instruction execution and clock oscillation while retaining RAM data
- On-chip oscillator
  - -Crystal or ceramic filter
  - -External clock

### —Preliminary—


- Packages
  - -64-pin shrink type plastic DIP
  - 64-pin flat plastic package
  - -64-pin shrink type ceramic DIP with window
- Instruction set compatible with HMCS408: 101 instructions
- High programming efficiency with 10-bit/ word ROM: 79 single-word instructions Direct branch to all RAM areas
- Direct or indirect addressing of all RAM areas
- Subroutine nesting up to 16 levels including interrupts
- Binary and BCD arithmetic operations
- Powerful logical arithmetic operations
- Pattern generation-table lookup capabil-
- Bit manipulation for both RAM and I/O

### **Program Development Support Tools**

- Cross assembler and simulator software for use with IBM PCs and compatibles
- In circuit emulator for use with IBM PC
- Programming socket adapter for programming the EPROM-on-chip device

#### **Ordering Information**

_	Part No.	Package	
Mask ROM	HD404019S	DP-64S	
type	HD404019F	FP-64B	
	HD404019H	FP-64A	
ZTAT type	HD4074019S	DP-64S	
	HD4074019F	FP-64B	_
	HD4074019C	DC-64S	_
	HD4074019H	FD-64A	




FP-64A


### **OHITACHI**

### Pin Arrangement

T-49-19-04



### **Block Diagram**



**@HITACHI** 

Differences between PROM in Package, EPROM on Package and Mask ROM Types

		PROM in P.	PROM in Package ZTAT	EPROM on Package		Ž	Mask ROM			
item		HD4074019	HD4074008	HD614P080S HD614P0160S	HD404019	HMCS408AC/C	HMCS408AC/C/CL HMCS404AC/C/CL HMCS402AC/C/CL	AC/C/CL	HMCS402	AC/C/CL
Typical instruction time	nstruc- xution	1 µs	1 µs	1.33 µs	1 µs	1 µs 2 µs 4 µs	ıs 1 μs 2 μs	4 µS	1 μs 2 μṡ	4 μs
Power supply voltage (V)	ylddn (V)	4.5-5.5	4.5-5.5	4.5-5.5	3,5-6	4.5-6 3.5-6 2.5-6	4	2.7-6	4.5-6 4-6	2.7-6
ROM		16,384 words × 10 bit	8,192 words × 10 bit	HN27C64: 4,096 × 10 bit HN4827128: 8,192 × 10 bit HN27C256: 16,384 × 10 bit	16,384 words × 10 bit	8,192 words × 10 bit	4,096 words × 10 bit	ş	2,048 words × 10 bit	şp
RAM	The state of the s	992 × 4 bit	512 × 4 bit	576 × 4 bit	992 × 4 bit	512 × 4 bit	256 × 4 bit	ij	160 × 4 bit	it
1/0 pin	Standard pins	NMOS open dain	NMOS open drain	NMOS open drain	Each pin can be without pull-with pull-up MOS, or CMOS	Each pin can be without pull-up MOS (NMOS open drain), with pull-up MOS, or CMOS	(NMOS open dr	ain),		
JITAC.	High voltage pins	PMOS open drain	PMOS open drain (Typical 5 V use)	PMOS open drain	Each pin can be withoul or with pull-down MOS	Each pin can be without pull-down MOS (PMOS open drain) or with pull-down MOS	OS (PMOS open	drain)		
Clock	Crystal	0	0	9	O	0	0		٥	
generation	Ceramic	0	0	o	ဂ	0	0		0	
	Resistance		1	ı	-	1	HMCS404C	Ų	HMCS402C	S
Pakage	Туре	DC-64S DP-64S FP-64 (Window) FP-64A	DC-64S DP-64S FP-64B DC-64S DP-64S FP-64 Window) FP-64A (Window) FP-64A	DC-64SP	DP-64S FP-64B FP-64A	DP-64S FP-64	4 DP-64S	FP-64	DP-64S	FP-64
	Occupied 18.8× area 57,3	17×58	18.8× 18.8× 17×58 19.6× 24.8 57.3 25,6	23× 57.3	17×58 18.8× 24.8	17×58 19.	6× 17×58 25.6	19.6× 25.6	17×58	19.6× 25.6
	Height from stand off (mt)	5.6 5.1 2.9 (Max) (Max) (Max)	5.6 5.1 2.9 (Max) (Max) (Max) 2.9 (Max)	7.5 (Max)	5.1 2.9 (Max) (Max)	5.1 2.9 (Max) (Max)	5.1 (Max)	2.9 (Max)	5.1 (Max)	2.9 (Max)
Notes:	DC-64S: DP-64S: FP-64: FP-64A: FP-64B:		64-pin shrink type ceramic DIP with window 64-pin shrink type DIP 64-pin flat plastic package (rectangular shape) 64-pin flat plastic package (square shape) 64-pin flat plastic package (rectangular shape)	·	DC-64SP: 64-pin shrink type ceramic piggy back o: Available	n shrink type cel e	amic piggy ba	<del>S</del>		

### T-49-19-04

### Pin Description

### GND, VCC, Vdisp (Power)

GND,  $V_{\rm CC},$  and  $V_{\rm disp}$  are the power supply pins for the MCU.

Connect GND to the ground (0 V) and apply the  $V_{\rm CC}$  power supply voltage to the  $V_{\rm CC}$  pin. The  $V_{\rm disp}$  pin (multiplexed with RA<sub>1</sub>) is a power supply for high-voltage I/O pins with maximum voltage of 40 V ( $V_{\rm CC}-40$  V). For details, see Input/Output section.

#### TEST (Test)

 $\overline{\text{TEST}}$  is for test purposes only. Connect it to  $V_{\text{CC}}.$ 

### RESET (Reset)

RESET resets the MCU. For details, see Reset section.

### OSC<sub>1</sub>, OSC<sub>2</sub> (Oscillator Connections)

 $OSC_1$  and  $OSC_2$  are input pins for the internal oscillator circuit. They can be connected to a crystal resonator, ceramic filter resonator, or external oscillator circuits. For details, see Internal Oscillator Circuit section.

### D<sub>0</sub>-D<sub>15</sub> (D Port)

The D port is an input/output port addressed by the bit. These 16 pins are all input/output pins.  $D_0$  to  $D_3$  are standard and  $D_4$  to  $D_{15}$  are

high-voltage pins. The circuit type for each pin can be selected using a mask option, For

R0<sub>0</sub>-R0<sub>3</sub>, R1<sub>0</sub>-R1<sub>3</sub>, R2<sub>0</sub>-R2<sub>3</sub>, R3<sub>0</sub>-R3<sub>3</sub>, R4<sub>0</sub>-R4<sub>3</sub>, R5<sub>0</sub>-R5<sub>3</sub>, R6<sub>0</sub>-R6<sub>3</sub>, R7<sub>0</sub>-R7<sub>3</sub>, R8<sub>0</sub>-R8<sub>3</sub>, R9<sub>0</sub>-R9<sub>3</sub>, RA<sub>0</sub>, RA<sub>1</sub> (R Ports)

details, see Input/Output section.

R0 to R9 are 4-bit I/O ports. RA is a 2-bit port. R9 and RA are input ports, and R0 to R8 I/O ports. R0, R1, R2, and RA are high-voltage ports, and R3 to R9 are standard ports. Each pin has a mask option which selects its circuit type. The pins R3<sub>2</sub>, R3<sub>3</sub>, R4<sub>0</sub>, R4<sub>1</sub>, and R4<sub>2</sub> are multiplexed with INT<sub>0</sub>, INT<sub>1</sub>, SCK, SI, and SO respectively. For details, see Input/Output section.

### INT<sub>0</sub>, INT<sub>1</sub> (Interrupts)

 $\overline{INT_0}$  and  $\overline{INT_1}$  are external interrupts for the MCU.  $\overline{INT_1}$  can be used as an external event input pin for timer B.  $\overline{INT_0}$  and  $\overline{INT_1}$  are multiplexed with R3<sub>2</sub> and R3<sub>3</sub> respectively. For details, see Interrupt section.

#### SCK, SI, SO

The transfer clock I/O pin  $(\overline{SCK})$ , serial data input pin (SI), and serial data output pin (SO) are used for serial interface.  $\overline{SCK}$ , SI, and SO are multiplexed with R40, R41, and R42 respectively. For details, see Serial Interface Section.

### **Functional Description**

### **ROM Memory Map**

The MCU includes 16384 words  $\times$  10 bits of ROM (mask ROM or PROM). It is described in the following paragraphs and the ROM memory map (figure 1).

Vector Address Area (\$0000 to \$000F): Locations \$0000 through \$000F are reserved for JMPL instructions to branch to the starting address of the initialization program and of the interrupt service programs. After reset or interrupt routine is serviced, the program is executed from the vector address.

Zero-Page Subroutine Area (\$0000 to \$003F): Locations \$0000 through \$003F are reserved for subroutines. CAL instructions branch to subroutines.

Pattern Area (\$0000 to \$0FFF): Locations \$0000 through \$0FFF are reserved for ROM data. P instructions can refer to the ROM data as a pattern.

Program Area (\$0000 to \$3FFF): Locations from \$0000 to \$1FFF can be used for program code.




Figure 1. ROM Memory Map

**® HITACHI** 

Hitachi America Ltd. ● Hitachi Plaza ● 2000 Sierra Point Pkwy. ● Brisbane, CA 94005-1819 ● (415) 589-8300

### **RAM Memory Map**

The MCU includes 992 digits of 4-bit RAM as the data and stack area. In addition to these areas, interrupt control bits and special function registers are also mapped on the RAM memory space. The RAM memory map (figure 2) is described in the following paragraphs.

Interrupt Control Bit Area (\$000 to \$003): The interrupt control bit area (figure 3) is used for interrupt controls. It is accessable only by a RAM bit manipulation instruction.

However, the interrupt request flag cannot be set by software. The RSP bit is used only to reset the stack pointer.

T-49-19-04

Special Function Registers Area (\$004 to \$00B): The special function registers are the mode or data registers for the external interrupt, the serial interface, and the timer/counter. These registers are classified into three types: write-only, read-only, and read/write as shown in figure 2. These registers cannot be accessed by RAM bit manipulation instructions.




Figure 2. RAM Memory Map



Data Area (\$020 to \$3BF): 16 digits, \$020 through \$02F, of the data area are called memory registers (MR) and are accessible by LAMR and XMRA instructions (figure 4).

Stack Area (\$3C0 to \$3FF): Locations \$3C0 through \$3FF are reserved for LIFO stacks to save the contents of the program counter (PC), status (ST), and carry (CA) when subroutine calls (CAL instruction, CALL instruction) and interrupts are serviced. This area can be used as a 16 nesting level stack in which one level requires 4 digits. Figure 4 shows the save condition. The program counter is restored by RTN and RTNI instructions. Status and carry are restored only by the RTNI instruction. This area, when not used for a stack, is available as a data area.

	bit 3	bit 2	bit 1	bit 0	
0	IMO (IM of INT <sub>0</sub> )	IFO (IF of INT <sub>0</sub> )	RSP (Reset SP Bit)	I/E (Interrupt Enable Flag)	\$000
1	IMTA (IM of TIMER A)	IFTA (IF of TIMER A)	IM1 (IM of INT <sub>1</sub> )	IF1 (IF of INT <sub>1</sub> )	\$001
2	Not Used	Not Used	IMTB (IM of TIMER B)	(IF of TIMER B)	\$002
3	Not Used	Not Used	IMS (IM of SERIAL)	IFS (IF of SERIAL)	\$003

Interrupt Request Flag

IM:

Interrupt Mask? Interrupt Enable Flag I/E:

Stack Pointer

290

Each bit in the interrupt control bits area is set by the SEM/SEMD instruction, is reset by the REM/REMD instruction, and is tested by the TM/TMD instruction. It is not affected by other instructions. Furthermore the interrupt request flag is not affected by the SEM/SEMD instruction.

The contents of status becomes invalid when a "Not Used" bit is tested.

Figure 3. Interrupt Control Bit Area Configuration




Figure 4. Configuration of Memory Register, Stack Area, and Stack Position

**@HITACHI** 

#### Registers and Flags

The MCU has nine registers and two flags for the CPU operations (figure 5).

Accumulator (A), B Register (B): The 4-bit accumulator and B register hold the results from the arithmetic logic unit (ALU), and transfer data to/from memories, I/O, and other registers.

W Register (W), X Register (X), Y Register (Y): The 2-bit W register, and the 4-bit X and Y registers indirectly address RAM. The Y register is also used for D port addressing.

SPX Register (SPX), SPY Register (SPY): The 4-bit registers SPX and SPY assist X and Y registers respectively.

Carry (CA): The carry (CA) stores the overflow from ALU generated by an arithmetic operation. It is also affected by SEC, REC, ROTL, and ROTR instructions.

During interrupt servicing, carry is pushed onto the stack. It is restored by a RTNI instruction, but not by a RTN instruction.

Status (ST): The status (ST) holds the ALU

overflow, ALU non-zero, and the results of bit test instruction for the arithmetic or compare instructions. It is a branch condition of the BR, BRL, CAL, or CALL instructions. The value for the status remains unchanged until the next arithmetic, compare, or bit test instruction is executed. Status becomes 1 after a BR, BRL, CAL, or CALL instruction whether it is executed or skipped. During interrupt servicing, status is pushed onto the stack. It is restored back from the stack by a RTNI instruction, but not by a RTN instruction.

**Program Counter (PC):** The program counter is a 14-bit binary counter which controls the sequence in which the instructions stored in ROM are executed.

Stack Pointer (SP): The stack pointer (SP) points to the address of the next stack area (up to 16 levels).

The stack pointer is initialized to RAM address \$3FF. It is decremented by 4 when data is pushed onto the stack, and incremented by 4 when data is restored from it. The stack can only be used up to 16 levels deep because the high four bits of the stack pointer are fixed at 1111.




Figure 5. Registers and Flags

**OHITACHI** 

The stack pointer is initialized to \$3FF by either MCU reset or the RSP bit, reset by a REM/REMD instruction.

#### Interrupt

Five interrupt sources are available on the MCU: external requests (INTo, INTo), timer/counter (timer A, timer B), and serial port (serial). For each source, an interrupt request flag (IF), interrupt mask (IM), and interrupt vector addresses control and maintain the interrupt request. The interrupt enable flag (IE) also controls interrupt operations.

Interrupt Control Bits and Interrupt Service: The interrupt control bits are mapped on \$000 through \$003 of the RAM space. They are accessible by RAM bit manipulation instructions. (The interrupt request flag (IF) cannot be set by software.) The interrupt enable flag (IE) and IF are cleared 0, and the interrupt mask (IM) is set to 1 at initialization by MCU reset.

Figure 6 is a block diagram of the interrupt control circuit. Table 1 shows the interrupt priority and vector addresses, and table 2 shows the interrupt conditions corresponding to each interrupt source.




Figure 6. Interrupt Control Circuit Block Diagram

**(1)** HITACHI

Hitachi America Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300

An interrupt request is generated when the IF is set to 1 and IM is 0. If the IE is 1 at this time, the interrupt will be activated and vector addresses will be generated from the priority PLA corresponding to the interrupt sources.

Figure 7 shows the interrupt service sequence, and figure 8 shows the interrupt service flowchart. If an interrupt is requested, the instruction being executed finishes in the first cycle. The IE is reset in the second cycle.

In the second and third cycles, the carry, status and program counter are pushed onto the stack. In the third cycle, the instruction is re-executed after jumping to the vector address.

In each vector address, program JMPL instruction to branch to the starting address of the interrupt service program. The IF which caused the interrupt service must be reset by software in the interrupt service program.

Table 1. Vector Addresses and Interrupt Priority

Reset, Interrupt	Priority	Vector addresses
RESET	_	\$0000
INT <sub>0</sub>	1	\$0002
INT <sub>1</sub>	2	\$0004
Timer A	3	\$0006
Timer B	4	\$0008
SERIAL	5	\$000C

Table 2. Conditions of Interrupt Service

Interrupt Control Bit	INTo	INT	TimerA	TimerB	SERIAL
I/E	1	1	1	1	1
IFO·ĬMO	1	0	0	0	0
IF1·IM1	*	1	0	0	0
IFTA·IMTA	*	*	1	0	0
IFTB · IMTB	*	*	*	1	0
IFS·IMS	*	*	*	*	1

Note: \* Don't care

(C) HITACHI

Interrupt Enable Flag (I/E: \$000 Bit 0): The interrupt enable flag enables/disables interrupt requests as shown in table 3. It is reset by interrupt servicing and set by the RTNI instruction.

External Interrupts ( $\overline{INT_0}$ ,  $\overline{INT_1}$ ): The external interrupt request inputs ( $\overline{INT_0}$ ,  $\overline{INT_1}$ ) can be selected by the port mode register (PMR: \$004). Setting bit 3 and bit 2 of PMR causes  $R3_3/\overline{INT_1}$  pin and  $R3_2/\overline{INT_0}$  pin to be used as  $\overline{INT_1}$  pin and  $\overline{INT_0}$  pin respectively.

The external interrupt request  $\underline{\text{flags}}$  (IF0, IF1) are set at the falling edge of  $\overline{\text{INT}}_0$  and  $\overline{\text{INT}}_1$  inputs. (Refer to table 4.)

The  $\overline{INT_1}$  input can be used as a clock signal input to timer B. Then timer B counts up at each falling edge of the  $\overline{INT_1}$  input. When  $\overline{INT_1}$  is used as timer B external event input,

external interrupt mask (IM1) has to be set so that the interrupt request by INT<sub>1</sub> will not be accepted. (Refer to table 5.)

External Interrupt Request Flags (IF0: \$000 Bit 2, IF1: \$001 Bit 0): The external interrupt request flags (IF0, IF1) are set at the falling edge of the  $\overline{INT_0}$ , and  $\overline{INT_1}$  inputs respectively.

External Interrupt Masks (IMO: \$000 Bit 3, IM1: \$001 Bit 1): The external interrupt masks mask the external interrupt requests.

Port Mode Register (PMR: \$004): The port mode register is a 4-bit write-only register which controls the  $R3_2/\overline{INT_0}$  pin,  $R3_3/\overline{INT_1}$  pin,  $R4_1/SI$  pin, and  $R4_2/SO$  pin as shown in table 6. The port mode register will be initialized to \$0 by MCU reset. These pins are therefore initially used as ports.

Table 3. Interrupt Enable Flag

Interrupt Enable Flag	Interrupt Enable/Disable
0	Disable
1	Enable

Table 4. External Interrupt Request Flag

External Interrupt Request Flags	Interrupt Requests
0	No
1	Yes

Table 5. External Interrupt Mask

External interrupt masks	merrupt nequests
0	Enable
1	Disable (mask)

External Interest Marks Interest Possesses

### Table 6. Port Mode Register

PMR3	R3 <sub>3</sub> /INT <sub>1</sub> Pin
0	Used as R3 <sub>3</sub> port input/output pin
1	Used as INT <sub>1</sub> input pin
PMR2	R3 <sub>2</sub> /INT <sub>0</sub> Pin
0	Used as R3 <sub>2</sub> port input/output pin
1	Used as INT <sub>0</sub> input pin
PMR1	R4 <sub>1</sub> /SI Pin
rwin:	
0	Used as R4 <sub>1</sub> port input/output pin
0	Used as R4 <sub>1</sub> port input/output pin
0	Used as R4 <sub>1</sub> port input/output pin Used as SI input pin
0 1 PMRO	Used as R4 <sub>1</sub> port input/output pin Used as SI input pin  R4 <sub>2</sub> /SO Pin

## HD404019/HD4074019




Figure 7. Interrupt Servicing Sequence




Figure 8. Interrupt Servicing Flowchart

### **@HITACHI**

Hitachi America Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300

#### Serial Interface

The serial interface is used to transmit/receive 8-bit data serially. It consists of the serial data register, the serial mode register, the octal counter, and the multiplexer as illustrated in figure 9. Pin R4o/SCK and the transfer clock signal are controlled by the serial mode register. The contents of the serial data register can be written into or read out by software. The data in the serial data register can be shifted synchronously with the transfer clock signal.

STS instruction initiates serial interface operations and resets the octal counter to \$0. The counter starts to count at the falling edge of the transfer clock ( $\overline{SCK}$ ) signal and increments by one at the rising edge of  $\overline{SCK}$ . When the octal counter is reset to \$0 after eight transfer clock signals, or when a transmit/receive operation is discontinued when the octal counter is reset, the serial interrupt request flag will be set.

Serial Mode Register (SMR: \$005): The 4-bit write-only serial mode register controls the  $R4_0/\overline{SCK}$ , prescaler divide ratio, and transfer clock source as shown in table 7.

The write signal to the serial mode register controls the operating state of the serial interface.

The write signal to the serial mode register stops the serial data register and octal counter from accepting transfer clock, and it also resets the octal counter to \$0 simultaneously. Therefore, when the serial interface is in the transfer state, the write signal causes the serial mode register to cease the data transfer and to set the serial interrupt request flag.

Contents of the serial mode register will be changed on the second instruction cycle after the serial mode register has been written to. Therefore, the STS instruction must be executed after the data in the serial mode register has been changed completely. The serial mode register will be reset to \$0 by MCU reset.

Serial Data Register (SRL: \$006, SRU: \$007): The 8-bit read/write serial data register consists of a low-order digit (SRL: \$006) and a high-order digit (SRU: \$007).

The data in the serial data register is output from the SO pin, from LSB to MSB, synchronously with the falling edge of the transfer clock signal. At the same time, external data is input from the SI pin to the serial data register, MSB first, synchronously with the rising edge of the transfer clock. Figure 10 shows the I/O timing chart for the transfer clock signal and the data.

The read/write operations of the serial data register should be performed after the completion of data transmit/receive. Otherwise the data can not be guaranteed.

Serial Interrupt Request Flag (IFS: \$003 Bit 0): The serial interrupt request flag will be set when the octal counter counts eight transfer clock signals, or when data transfer is discontinued by resetting the octal counter. Refer to table 8.

Serial Interrupt Mask (IMS: \$003 Bit 1): The serial interrupt masks the interrupt request. Refer to table 9.

Selection and Change of the Operation Mode: Table 10 shows the serial interface operation modes which are determined by a combination of the value in the port mode register and that in the serial mode register.

Initialize the serial interface by a write signal to the serial mode register when the operation mode is changed.

Table 7. Serial Mode Register

SMR3	R4 <sub>0</sub> / <del>SCK</del>
0	Used as R4 <sub>0</sub> port input/output pin
1	Used as SCK input/output pin

#### **Transfer Clock**

SMR 2	SMR 1	SMR 0	R4 <sub>0</sub> /SCK Port	Clock Source	Prescaler Divide Ratio	System Clock Divide Ratio
0	0	0	SCK Output	Prescaler	÷ 2048	÷ 4096
0	0	1	SCK Output	Prescaler	÷ 512	÷ 1024
0	1	0	SCK Output	Prescaler	÷ 128	÷ 256
0	1	1	SCK Output	Prescaler	÷ 32	÷ 64
1	0	0	SCK Output	Prescaler	÷ 8	÷ 16
1	0	1	SCK Output	Prescaler	÷ 2	÷ 4
1	1	0	SCK Output	System Clock	_	÷ 1
1	1	1	SCK Input	External Clock	_	_




Figure 9. Serial Interface Block Diagram

**@HITACHI** 

Hitachi America Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300

T-49-19-04

Operating State of Serial Interface: The serial interface has three operating states, the STS waiting state, SCK waiting state, and transfer state, as shown in figure 11.

The STS waiting state is the initialization state of the serial interface internal state. The serial interface enters this state in one of two ways: either by the operation mode changing through a change in the data in the port mode register, or by data being written into the serial mode register. In this state, the serial interface does not operate even if the transfer clock is applied. If an STS instruction is executed, the serial interface shifts to SCK waiting state.

In this state the falling edge of the first trans-

fer clock causes the serial interface shift to transfer state. While the octal counter counts up and the serial data register shifts simultaneously. As an exception, if the clock continuous output mode is selected, the serial interface stays in SCK waiting state while the transfer clock outputs continuously.

The octal counter becomes 000 again after 8 transfer clocks or execution of an STS instruction, so the serial interface returns to SCK waiting state and the serial interrupt request flag is set simultaneously.

When the internal transfer clock is selected, the transfer clock output triggered by the execution of an STS instruction, and it stops after 8 clocks.

Table 8. Serial Interrupt Request Flag

Serial Interrupt Request Flag	Interrupt Request
0	No
1	Yes

Table 9. Serial Interrupt Mask

Serial Interrupt Mask	Interrupt Request
0	Enable
1	Disable (mask)

Table 10. Serial Interface Operation Mode

SMR3	PMR1	PMRO	Serial Interface Operating Mode	
1	0	0	Clock continuous output mode	
1	0	1	Transmit mode	
1	1	0	Receive mode	
1	1	1	Transmit/receive mode	




Figure 10. Serial Interface I/O Timing Chart

(1) HITACHI

Transfer Clock Errors Detection Example: The serial interface functions abnormally when the transfer clock is disturbed by external noises. Transfer clock errors can be detected by the procedure shown in figure 12.

If more than 8 transfer clocks occur in the

SCK waiting state, the state of the serial interface shifts as follows: first, transfer state, second, SCK waiting state and third, transfer state again. The serial interrupt flag should be reset before entering into the STS state by writing data to SMR. This procedure sets the serial IRF again.




Figure 11. Serial Interface Operation State




Figure 12. Transfer Clock Error Detection Example

**@HITACHI** 

300

#### Timer

The MCU contains a prescaler and two timer/counters (timer A, timer B). See figure 13. The prescaler is an 11-bit binary counter, timer A an 8-bit free-running timer/counter, and timer B an 8-bit auto-reload timer/event counter.

Prescaler: The input to the prescaler is the system clock signal. The prescaler is initialized to \$0000 by MCU reset, and it starts to count up the system clock signal as soon as RESET input goes to logic 0. The prescaler keeps counting up except in MCU reset and stop mode. The prescaler provides clock signals to timer A, timer B, and the serial interface. The prescaler divide ratio is selected by timer mode register A (TMA), timer mode register B (TMB), or the serial mode register (SMR).

Timer A Operation: After timer A is initialized to \$00 by MCU reset, it counts up at every clock input signal. When the next clock signal is applied after timer A becomes \$FF, it generates an overflow and becomes \$00. This overflow causes the timer A interrupt request

flag (IFTA: \$001 bit 2) to go to 1. This timer can function as an interval timer periodically generating overflow output at every 256th clock signal input.

The clock input signals to timer A are selected by timer mode register A (TMA: \$008).

**Timer B Operation:** Timer mode register B (TMB: \$009) selects the auto-reload function, input clock source, and the prescaler divide ratio of timer B. When the external event input is used as an input clock signal to timer B, select  $R3_3/\overline{INT_1}$  as  $\overline{INT_1}$  and set the external interrupt mask (IM1) to prevent an external interrupt request from occurring.

Timer B is initialized according to the data written into the timer load register by software. Timer B counts up at every clock input signal. When the next clock signal is applied to timer B after it is set to \$FF, it will generate an overflow output. In this case, if the autoreload function is selected timer B is initialized according to the value of the timer load register. If it is not selected, timer B goes to \$00. The timer B interrupt request flag (IFTB:




Figure 13. Timer/Counter Block Diagram

**@ HITACHI** 

\$002 bit 0) will be set at this overflow output.

Timer Mode Register A (TMA: \$008): Timer mode register A is a 3-bit write-only register. The TMA controls the prescaler divide ratio of timer A clock input, as shown in table 11. The timer mode register A is initialized to \$0 by MCU reset.

Timer Mode Register B (TMB: \$009): Timer mode register B (TMB) is a 4-bit write-only register which selects the auto-reload function, the prescaler divide ratio, and the source of the clock input signal, as shown in table 12. The timer mode register B is initialized to \$0 by MCU reset.

The operation mode of timer B changes at the second instruction cycle after the timer mode register B is written to. Timer B should be initialized by writing data into the timer load register after the contents of TMB are changed. Configuration and function of timer mode register B is shown in figure 14.

Timer B (TCBL: \$00A, TCBU: \$00B, TLRL: \$00A, TLRU: \$00B): Timer B consists of an 8-bit write-only timer load register, and an 8-bit read-only timer/event counter. Each of them has a low-order digit (TCBL: \$00A, TLRL: \$00A) and a high-order digit (TCBU: \$00B, TLRU: \$00B). (Refer to figure 2.)

The timer/event counter can be initialized by writing data into the timer load register. Write the low-order digit first, and then the high-order digit. The timer/event counter is initialized when the high-order digit is written. The timer load register is initialized to \$00 by the MCU reset.

The counter value of timer B can be obtained by reading the timer/event counter. In this case, read the high-order digit first, and then the low-order digit. The count value of the low-order digit is latched at the time when the high-order digit is read.




Figure 14. Mode Register Configuration and Function

**OHITACHI** 

302

Timer A Interrupt Request Flag (IFTA: \$001 Bit 2): The timer A interrupt request flag is set by the overflow output of timer A (table 13).

Timer A Interrupt Mask (IMTA: \$001 Bit 3): The timer A interrupt mask prevents an interrupt request from being generated by the timer A interrupt request flag (table 14).

Timer B Interrupt Request Flag (IFTB: \$002 Bit 0): The timer B interrupt request flag is set by the overflow output of timer B (table 15).

Timer B Interrupt Mask (IMTB: \$002 Bit 1): The timer B interrupt mask prevents an interrupt request from being generated by timer B Interrupt request flag (table 16).

Table 11. Timer Mode Register A

TMA2	TMA1	TMAO	Pre	scaler	Divide Ratio
0	0	0	÷	2048	
0	0	1	÷	1024	
0	1	0	÷	512	
0	1	1	÷	128	
1	0	0	÷	32	
1	0	1	÷	8	
1	1	0	÷	4	
1	1	1	÷	2	

Table 13. Timer A Interrupt Request Flag

Interrupt Request	
No	
Yes	

тмвз	Auto-reload Function
0	No
1	Yes

	•		
0		Enable	

Table 14. Timer A Interrupt Mask

Timer A Interrupt Mask

0	Enable
1	Disable (Mask)

Interrupt Request

Table 12. Timer Mode Register B

TMB3	Auto-reload Function	
0	No	
1	Yes	

Table 15. Timer B Interrupt Request Flag

Request Flag	Interrupt Request
0	No.
1	Yes

Prescaler Divide Ratio, TMB2 TMB1 TMB0 **Clock Input Source** 2048 0 0 1 512 0 128 0 1 1 ÷ 32 1 0 1 0 1 4 1 1 0 ÷ 2  $\overline{INT}_1$  (External Event Input)

1

1

1

Table 16. Timer B Interrupt Mask

Timer B Interrupt Mask	Interrupt Request	
0	Enable	
1	Disable (Mask)	

**@HITACHI** 

### Input/Output

The MCU has 58 I/O pins, 32 standard and 26 high voltage. One of three circuit types can be selected by mask option for each standard pin: CMOS, with pull-up MOS, and without pull-up MOS (NMOS open drain); and one of two circuit types can be selected for each high-voltage pin: with pull-down MOS and without pull-down MOS (PMOS open drain). Since the pull-down MOS is connected to the internal V<sub>disp</sub> line, V<sub>disp</sub> must be selected for the RA<sub>1</sub>/V<sub>disp</sub> pin via mask option when with pull-down MOS option is selected for at least one high-voltage pin. See table 17 for I/O pin circuit types.

When every input/output pin is used as an input pin, the mask option and output data must be selected in the manner specified in table 18

Output Circuit Operation of Standard Pins With Pull-Up MOS: In the standard pin option with pull-up MOS, the circuit shown in figure 15 is used to shorten rise time of output.

When the MCU executes an output instruction, it generates a write pulse to the R port addressed by this instruction. This pulse will switch the PMOS (B) on and shorten the rise time. The write pulse keeps the PMOS in the on state for one-eighth of the instruction cycle time. While the write pulse is 0, a high output level is maintained by the pull-up MOS (C).

When the HLT signal becomes 0 in stop mode, MOS (A) (B) (C) turn off.

D Port: I/O port D has 16 discrete I/O pins,

each of which can be addressed independently. It can be set/reset through SED/RED and SEDD/REDD instructions, and can be tested through TD and TDD instructions. See tables 17 and 18 for the classification of standard pin, high-voltage pin, and the I/O pin circuit types.

R Ports: The eleven R ports in the HD404019/HD4074019 are composed of 36 I/O pins, and 6 input-only pins. Data is input through LAR and LBR instructions and output through LRA and LRB instructions. The MCU will not be affected by writing into the input-only and/or non-existing ports, while invalid data will be read when the output-only and/or non-existing ports are read.

The R3<sub>2</sub>, R3<sub>3</sub>, R4<sub>0</sub>, R4<sub>1</sub>, and R4<sub>2</sub> pins are multiplexed with the  $\overline{INT_0}$ ,  $\overline{INT_1}$ ,  $\overline{SCK}$ , SI, and SO pins respectively. See tables 17 and 18 for the classification of standard pins, high-voltage pins and selectable circuit types of these I/O pins.

**Unused I/O Pins:** If unused I/O pins are left floating, the LSI may malfunction because of noise. The I/O pins should be fixed as follows to prevent the malfunction.

High-voltage pins: select without pull-down MOS (PMOS open drain) via mask option and connect to  $V_{CC}$  on the printed circuit board.

Standard pins: Select without pull-up MOS (NMOS open drain) via mask option and connect to GND on the printed circuit board.

 $R4_0/\overline{SCK}$  and  $R4_2/SO$  should be used as  $R4_0$  and  $R4_2$  by serial mode register and port mode register respectively.

0930

D-01

**@HITACHI** 

304

### HD404019/HD4074019

Table 17. I/O Pin Circuit Types

T-49-19-04

		Without Pull-Up MOS (NMOS Open Drain) (A)	With Pull-Up MOS (B)	CMOS (C)	Applicable Pins
Pins		HLT - Input data	Vcc Vcc Write pulse PHLT Output data	HLT — Input data  Vcc HLT Output data	$D_0 - D_3$ $R3_0 - R3_3$ $R4_0 - R4_3$ $R5_0 - R5_3$ $R6_0 - R6_3$ $R7_0 - R7_3$ $R8_0 - R8_3$
Standard	Input Pins	HLT - input data	HLT OIPUI deta		R9 <sub>0</sub> -R9 <sub>3</sub>

Table 17. I/O Pin Circuit Types (cont)

		Without Pull-Down MOS (PMOS Open Drain) (D)	With Pull-Down MOS (E)	Applicable Pins
Pins	I/O Common Pins	HLT — Input data	Vcc HLT Output data	D <sub>4</sub> -D <sub>15</sub> RO <sub>0</sub> -RO <sub>3</sub> R1 <sub>0</sub> -R1 <sub>3</sub> R2 <sub>0</sub> -R2 <sub>3</sub>
High Voltage	Input	HLT — input data	V <sub>cc</sub> input data	RA <sub>0</sub>
	Input Pins	Input data		RA <sub>1</sub>

Table 17. I/O Pin Circuit Types (cont)

		Without Pull-Up MOS (NMOS Open Drain) or CMOS (A or C)	With Pull-Up MOS (B)	Applicable Pins
	I/O Common Pins	V <sub>cc</sub> HLT HLT+mode select internal SCK	SCK HLT HLT+ mode select internal SCK	SCK (Note 2) (Output mode)
Standard Pins	Output Pins	S S S S S S S S S S S S S S S S S S S	V <sub>cc</sub> V <sub>cc</sub> V <sub>cc</sub> HLT So	so
	Input Pins	Input data	Input data	INTo INT1 SI SCK (Input mode)

Notes:

- In the stop mode, HLT signal is 0, HLT signal is 1 and I/O pins are in high impedance state.
   If the MCU is interrupted by serial interface in the external clock input mode, the SCK terminal becomes input only.

Table 18. Data Input from Input/Output Common Pins

T-4	9-	19	-0	4
-----	----	----	----	---

I/O Pin Circuit Type		Input Possible	Input Pin State
Standard Pins	CMOS	No	_
	Without pull-up MOS (NMOS open drain)	Yes	1
	With pull-up MOS	Yes	1
High Voltage Pins	Without pull-down MOS (PMOS open drain)	Yes	0
	With pull-down MOS	Yes	0




Figure 15. Output Circuit Operation of Standard Pins With Pull-Up MOS Option

( HITACHI

Hitachi America Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300

### Reset

Bringing the RESET pin high resets the MCU. At power-on, or when cancelling stop mode, the reset must satisfy  $t_{\rm RC}$  for the oscillator to stabilize. In all other cases, at least two

instructions cycles are required for the MCU to be reset.

Table 19 shows the parts initialized by MCU reset, and the status of each.

Table 19. Initial Value After MCU Reset

ltem <b>s</b>			Initial Value by MCU Reset	Contents
Program Count	rogram Counter (PC)		\$0000	Execute program from the top of ROM address
Status (ST)			1	Enable to branch with conditional branch instructions
Stack Pointer (	SP)		\$3FF	Stack level is 0
I/O Pin Output Register	Standard Pin	(A) Without Pull-Up MOS	1	Enable to input
		(B) With Pull-Up MOS	1	Enable to input
		(C) CMOS	1	<del>-</del>
·	High-Voltage Pin	(D) Without Pull- Down MOS	0	Enable to input
		(E) With Pull- Down MOS	0	Enable to input
Interrupt Flag	Interrupt Enable Flag (I/E)  Interrupt Request Flag (IF)		0	Inhibit all interrupts
			0	No interrupt request
	Interrupt Ma	sk (IM)	1	Mask interrupt request
Mode Register	Port Mode Register (PMR)  Serial Mode Register (SMR)		0000	See port mode register
·			0000	See serial mode register
	Timer Mode	Register A (TMA)	000	See timer mode register A
	Timer Mode	Register B (TMB)	0000	See timer mode register B
Timer/Counter	r Prescaler		\$000	<del>-</del>
•	Timer/Count	er A (TCA)	\$00	
•	Timer/Event	Counter B (TCB)	\$00	_
•	Timer Load F	Register (TLR)	\$00	_
•	Octal Counte	er	000	****

**@HITACHI** 

# HD404019/HD4074019

### Table 19. Initial Value After MCU Reset (cont)

T-49-19-04

Item		After recovering from STOP mode by MCU reset	After MCU reset except for the left condition
Carry	(CA)	The contents of the items before	The contents of the items before
Accumulator	(A)	MCU reset are not retained.	MCU reset are not retained.  It is necessary to initialize them by
B Register	(B)	It is necessary to initialize them by software.	software.
W Register	(W)		
X/SPX Registers	(X/SPX)		
Y/SPY Registers	(Y/SPY)		
Serial Data Register	(SR)		
RAM		The contents of RAM before MCU reset (just before STOP instruction) are retained.	_

### **Internal Oscillator Circuit**

Figure 16 outlines the internal oscillator circuit. Crystal oscillator or ceramic filter oscil-

lator can be selected as the oscillator type. Refer to table 20 to select the type. In addition, see figure 17 for layout of the crystal or ceramic filter.




Figure 16. Internal Oscillator Circuit




Figure 17. Layout of Crystal and Ceramic Filter

Table 20. Examples of Oscillator Circuits

T-49-19-04

	Circuit Configuration	Circuit Constants
External Clock Operation	Oscillator OSC1 Open—OSC2	
Ceramic Filter Oscillator	Ceramic GSC; filter GSC2  77 GND	Ceramic filter CSA4.00MG (Murata) R <sub>f:</sub> 1 MΩ ± 20% C <sub>1</sub> : 30 pF ± 20% C <sub>2</sub> : 30 pF ± 20%
Crystal Oscillator	Crystal OSC.  Crystal OSC.  AT Cut parallel resonance crystal  CSC.  C Rs.  OSC.  C Rs.  OSC.	$R_{\rm fi}$ 1 M $\Omega$ $\pm$ 20% $C_{\rm 1}$ : 10-22 pF $\pm$ 20% $C_{\rm 2}$ : 10-22 pF $\pm$ 20% Crystal: equivalent to circuit shown $C_{\rm G}$ 7 pF max. $R_{\rm S}$ : 100 $\Omega$ max. f: 1.0-4.5 MHz

- Notes: 1. Since the circuit constants change according to the crystal and ceramic filter resonator and stray capacitance of the board, please consult with the engineers of crystal or ceramic filter maker to determine the circuit parameter.

  2. Wiring between OSC<sub>1</sub>, OSC<sub>2</sub>, and elements should be as short as possible, and never cross other wiring. Refer to figure 17.

### ( HITACHI

### **Operating Modes**

### Low Power Dissipation Mode

The MCU has two low power dissipation modes, standby mode and stop mode (table 21). Figure 18 is a mode transition diagram for these modes.

Standby Mode: Executing an SBY instruc-

tion puts the MCU into standby mode. In standby mode, the oscillator circuit is active and interrupts, timer/counter and serial interface working. On the other hand, the CPU stops since the clock related to the instruction execution stops. Registers, RAM, and I/O pins retain the states they were in just before the MCU went into standby mode.

Table 21. Low Power Dissipation Mode

Condition	Standby Mode	Stop Mode
Instruction	SBY instruction	STOP instruction
Oscillator circuit	Active	Stopped
Instruction execution	Stopped	Stopped
Register, flag	Retained	Reset (note 1)
Interrupt function	Active	Stopped
RAM	Retained	Retained
Input/output pins	Retained (note 2)	High impedance
Timer/counter,serial interface	Active	Stopped
Recovery method	RESET input, interrupt request	RESET input

Notes:

- The MCU recovers from stop mode by RESET input. Refer to table 19 for the contents of flags and registers.
- 2. As I/O circuits are active, an I/O current may flow in standby mode, depending on the state of the I/O pins. This is an additional current added to the standby mode current dissipation.

Standby mode may be cancelled by inputting RESET or by asserting an interrupt request. In the former case the MCU is reset. If the interrupt enable flag is 1 when an interrupt request asserted, the interrupt is executed, while if it is 0, the interrupt request is put on hold and normal instruction execution continues. In the latter case, the MCU becomes active and executes the next instruction following the SBY instruction.

Figure 19 shows the flowchart of the standby mode.

Stop Mode: Executing a STOP instruction

brings the MCU into stop mode, in which the oscillator circuit and every function of the MCU stop.

Stop mode may be cancelled by resetting the MCU. At this time, as shown in figure 20, reset input must be applied for at least  $t_{\rm RC}$  for oscillation to stabilize. (Refer to AC Characteristics table.) After stop mode is cancelled, RAM retains the state it was in just before the MCU went into stop mode, but the accumulator, B register, W register, X/SPX registers, Y/SPY registers, carry, and serial data register may not retain their contents.





Figure 18. MCU Operation Mode Transition



MCU Operating Flowchart in Standby Mode




Figure 20. Timing Chart of Recovering from Stop Mode

### ( HITACHI

Hitachi America Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300

### **PROM Mode Pin Description**

Table 22 and figure 21 describe the pin functions in PROM mode

Table 22. PROM Mode Signals

Pin I	Pin No.		MCU Mode		Mode
DC-64S, DP-64S	FP-648	Symbol	1/0	Symbol	I/O
1	59	D <sub>11</sub>	1/0	Vcc	
2	60	D <sub>12</sub>	1/0		
3	61	D <sub>13</sub>	1/0		
4	62	D <sub>14</sub>	1/0		
5	63	D <sub>15</sub>	1/0		
6	64	RO <sub>0</sub>	1/0	A <sub>1</sub>	I
7	1	RO <sub>1</sub>	1/0	A <sub>2</sub>	1
8	2	RO <sub>2</sub>	1/0	A <sub>3</sub>	1
9	3	RO <sub>3</sub>	1/0	A <sub>4</sub>	I
10	4	R1 <sub>0</sub>	1/0	A <sub>5</sub>	ı
11	5	R1 <sub>1</sub>	1/0	A <sub>6</sub>	1
12	6	R1 <sub>2</sub>	1/0	A <sub>7</sub>	1
13	7	R1 <sub>3</sub>	1/0	A <sub>8</sub>	ı
14	8	R2 <sub>0</sub>	1/0	A <sub>0</sub>	ī
15	9	R2 <sub>1</sub>	1/0	A <sub>10</sub>	i
16	10	R2 <sub>2</sub>	1/0	A <sub>11</sub>	I
17	11	R2 <sub>3</sub>	1/0	A <sub>12</sub>	1
18	12	RA <sub>0</sub>	1	Vcc	
19	13	RA <sub>1</sub>	1		
20	14	R3 <sub>0</sub>	1/0	A <sub>13</sub>	ı
21	15	R3 <sub>1</sub>	1/0	A <sub>14</sub>	1
22	16	R3 <sub>2</sub> /INT <sub>0</sub>	1/0		
23	17	R3 <sub>3</sub> /INT <sub>1</sub>	1/0		
24	18	R5 <sub>0</sub>	1/0		
25	19	R5 <sub>1</sub>	1/0		
26	20	R5 <sub>2</sub>	1/0		
27	21	R53	1/0		
28	22	R6 <sub>0</sub>	1/0		
29	23	R6 <sub>1</sub>	1/0		
30	24	R6 <sub>2</sub>	1/0		
31	25	R63	1/0		
32	26	Vcc		Vcc	

DC-648,   FP-648 Symbol   I/O   Symbol   I/O   33   27   R40/SCK   I/O   O4   I/O   34   28   R41/SI   I/O   O6   I/O   35   29   R42/SO   I/O   O6   I/O   36   30   R43   I/O   O7   I/O   J/O   J	Pin No.		MCU Mode		PROM Mode	
34	DC-64S, DP-64S	FP-64B	Symbol	1/0	Symbol	I/O
35	33	27	R4 <sub>0</sub> /SCK	1/0	04	1/0
36         30         R43         I/O         O7         I/O           37         31         R70         I/O         CE         I           38         32         R71         I/O         OE         I           39         33         R72         I/O         I/O <td>34</td> <td>28</td> <td>R4<sub>1</sub>/SI</td> <td>1/0</td> <td>O<sub>5</sub></td> <td>1/0</td>	34	28	R4 <sub>1</sub> /SI	1/0	O <sub>5</sub>	1/0
37         31         R70         I/O         CE         I           38         32         R71         I/O         OE         I           39         33         R72         I/O         I/O         I/O           40         34         R73         I/O         I/O <td>35</td> <td>29</td> <td>R42/SO</td> <td>1/0</td> <td>O<sub>6</sub></td> <td>1/0</td>	35	29	R42/SO	1/0	O <sub>6</sub>	1/0
38 32 R71 I/O OE I 39 33 R72 I/O 40 34 R73 I/O 41 35 R80 I/O 42 36 R81 I/O 43 37 R82 I/O 44 38 R83 I/O 45 39 R90 I VPP 46 40 R91 I A9 I 47 41 R92 I Mo I 48 42 R93 I MI I 49 43 RESET I RESET I 50 44 TEST I TEST I 51 45 OSC1 I 52 46 OSC2 O 53 47 GND GND 54 48 D0 I/O O0 I/O 55 49 D1 I/O O1 I/O 56 50 D2 I/O O2 I/O 57 51 D3 I/O O3 I/O 58 52 D4 I/O 60 54 D6 I/O 61 55 D7 I/O 62 56 D8 I/O 63 57 D9 I/O	36	30	R4 <sub>3</sub>	1/0	07	1/0
39 33 R72 I/O 40 34 R73 I/O 41 35 R80 I/O 42 36 R81 I/O 43 37 R82 I/O 44 38 R83 I/O 45 39 R90 I VPP 46 40 R91 I A9 I 47 41 R92 I M0 I 48 42 R93 I M1 I 49 43 RESET I RESET I 50 44 TEST I TEST I 51 45 OSC1 I 52 46 OSC2 O 53 47 GND GND 54 48 D0 I/O O0 I/O 55 49 D1 I/O O1 I/O 56 50 D2 I/O O2 I/O 57 51 D3 I/O O3 I/O 58 52 D4 I/O 59 53 D5 I/O 60 54 D6 I/O 61 55 D7 I/O 62 56 D8 I/O 63 57 D9 I/O	37	31	R70	1/0	CE	ı
40 34 R73 I/O 41 35 R80 I/O 42 36 R81 I/O 43 37 R82 I/O 44 38 R83 I/O 45 39 R90 I VPP 46 40 R91 I A9 I 47 41 R92 I M0 I 48 42 R93 I M1 I 50 44 TEST I TEST I 51 45 OSC1 I 52 46 OSC2 O 53 47 GND GND 54 48 D0 I/O O0 I/O 55 49 D1 I/O O1 I/O 56 50 D2 I/O O2 I/O 57 51 D3 I/O O3 I/O 58 52 D4 I/O 59 53 D5 I/O 60 54 D6 I/O 61 55 D7 I/O 62 56 D8 I/O 63 57 D9 I/O	38	32	R7 <sub>1</sub>	1/0	ŌĒ	ı
41 35 R8 <sub>0</sub> I/O  42 36 R8 <sub>1</sub> I/O  43 37 R8 <sub>2</sub> I/O  44 38 R8 <sub>3</sub> I/O  45 39 R9 <sub>0</sub> I V <sub>PP</sub> 46 40 R9 <sub>1</sub> I A <sub>9</sub> I  47 41 R9 <sub>2</sub> I M <sub>0</sub> I  48 42 R9 <sub>3</sub> I M <sub>1</sub> I  49 43 RESET I RESET I  50 44 TEST I TEST I  51 45 OSC <sub>1</sub> I  52 46 OSC <sub>2</sub> O  53 47 GND GND  54 48 D <sub>0</sub> I/O O <sub>0</sub> I/O  55 49 D <sub>1</sub> I/O O <sub>1</sub> I/O  56 50 D <sub>2</sub> I/O O <sub>2</sub> I/O  57 51 D <sub>3</sub> I/O O <sub>3</sub> I/O  58 52 D <sub>4</sub> I/O  60 54 D <sub>6</sub> I/O  61 55 D <sub>7</sub> I/O  62 56 D <sub>8</sub> I/O  63 57 D <sub>9</sub> I/O	39	33	R7 <sub>2</sub>	1/0		
42 36 R8 <sub>1</sub> I/O  43 37 R8 <sub>2</sub> I/O  44 38 R8 <sub>3</sub> I/O  45 39 R9 <sub>0</sub> I V <sub>PP</sub> 46 40 R9 <sub>1</sub> I A <sub>9</sub> I  47 41 R9 <sub>2</sub> I M <sub>0</sub> I  48 42 R9 <sub>3</sub> I M <sub>1</sub> I  49 43 RESET I RESET I  50 44 TEST I TEST I  51 45 OSC <sub>1</sub> I  52 46 OSC <sub>2</sub> O  53 47 GND GND  54 48 D <sub>0</sub> I/O O <sub>0</sub> I/O  55 49 D <sub>1</sub> I/O O <sub>1</sub> I/O  56 50 D <sub>2</sub> I/O O <sub>2</sub> I/O  57 51 D <sub>3</sub> I/O O <sub>3</sub> I/O  58 52 D <sub>4</sub> I/O  59 53 D <sub>5</sub> I/O  60 54 D <sub>6</sub> I/O  61 55 D <sub>7</sub> I/O  62 56 D <sub>8</sub> I/O  63 57 D <sub>9</sub> I/O	40	34	R73	1/0		
43 37 R8 <sub>2</sub> I/O  44 38 R8 <sub>3</sub> I/O  45 39 R9 <sub>0</sub> I V <sub>PP</sub> 46 40 R9 <sub>1</sub> I A <sub>9</sub> I  47 41 R9 <sub>2</sub> I M <sub>0</sub> I  48 42 R9 <sub>3</sub> I M <sub>1</sub> I  50 44 TEST I TEST I  51 45 OSC <sub>1</sub> I  52 46 OSC <sub>2</sub> O  53 47 GND GND  54 48 D <sub>0</sub> I/O O <sub>0</sub> I/O  55 49 D <sub>1</sub> I/O O <sub>1</sub> I/O  56 50 D <sub>2</sub> I/O O <sub>2</sub> I/O  57 51 D <sub>3</sub> I/O O <sub>3</sub> I/O  58 52 D <sub>4</sub> I/O  60 54 D <sub>6</sub> I/O  61 55 D <sub>7</sub> I/O  62 56 D <sub>8</sub> I/O  63 57 D <sub>9</sub> I/O	41	35	R8 <sub>0</sub>	1/0		
44 38 R8 <sub>3</sub> I/O  45 39 R9 <sub>0</sub> I V <sub>PP</sub> 46 40 R9 <sub>1</sub> I A <sub>9</sub> I  47 41 R9 <sub>2</sub> I M <sub>0</sub> I  48 42 R9 <sub>3</sub> I M <sub>1</sub> I  49 43 RESET I RESET I  50 44 TEST I TEST I  51 45 OSC <sub>1</sub> I  52 46 OSC <sub>2</sub> O  53 47 GND GND  54 48 D <sub>0</sub> I/O O <sub>0</sub> I/O  56 49 D <sub>1</sub> I/O O <sub>1</sub> I/O  56 50 D <sub>2</sub> I/O O <sub>2</sub> I/O  57 51 D <sub>3</sub> I/O O <sub>3</sub> I/O  58 52 D <sub>4</sub> I/O  59 53 D <sub>5</sub> I/O  60 54 D <sub>6</sub> I/O  61 55 D <sub>7</sub> I/O  62 56 D <sub>8</sub> I/O  63 57 D <sub>9</sub> I/O	42	36	R8 <sub>1</sub>	1/0		
45 39 R9 <sub>0</sub> I V <sub>PP</sub> 46 40 R9 <sub>1</sub> I A <sub>9</sub> I  47 41 R9 <sub>2</sub> I M <sub>0</sub> I  48 42 R9 <sub>3</sub> I M <sub>1</sub> I  49 43 RESET I RESET I  50 44 TEST I TEST I  51 45 OSC <sub>1</sub> I  52 46 OSC <sub>2</sub> O  53 47 GND GND  54 48 D <sub>0</sub> I/O O <sub>0</sub> I/O  56 50 D <sub>2</sub> I/O O <sub>2</sub> I/O  57 51 D <sub>3</sub> I/O O <sub>3</sub> I/O  58 52 D <sub>4</sub> I/O  59 53 D <sub>5</sub> I/O  60 54 D <sub>6</sub> I/O  61 55 D <sub>7</sub> I/O  62 56 D <sub>8</sub> I/O  63 57 D <sub>9</sub> I/O	43	37	R8 <sub>2</sub>	1/0		
46         40         R91         I         A9         I           47         41         R92         I         Mo         I           48         42         R93         I         M1         I           49         43         RESET         I         RESET         I           50         44         TEST         I         TEST         I           51         45         OSC1         I         I         ISST         I           52         46         OSC2         O         SND         SND         SND         SND         I/O         Oo         I/O	44	38	R8 <sub>3</sub>	1/0		
47 41 R9 <sub>2</sub> I M <sub>0</sub> I  48 42 R9 <sub>3</sub> I M <sub>1</sub> I  49 43 RESET I RESET I  50 44 TEST I TEST I  51 45 OSC <sub>1</sub> I  52 46 OSC <sub>2</sub> O  53 47 GND GND  54 48 D <sub>0</sub> I/O O <sub>0</sub> I/O  55 49 D <sub>1</sub> I/O O <sub>1</sub> I/O  56 50 D <sub>2</sub> I/O O <sub>2</sub> I/O  57 51 D <sub>3</sub> I/O O <sub>3</sub> I/O  58 52 D <sub>4</sub> I/O  59 53 D <sub>5</sub> I/O  60 54 D <sub>6</sub> I/O  61 55 D <sub>7</sub> I/O  62 56 D <sub>8</sub> I/O  63 57 D <sub>9</sub> I/O	45	39	R90	1	Vpp	
48	46	40	R9 <sub>1</sub>	ı	Ag	Ī
49	47	41	R9 <sub>2</sub>	1	Mo	Ī
50         44         TEST         I         TEST         I           51         45         OSC1         I         I         I           52         46         OSC2         O         I	48	42	R9 <sub>3</sub>	1	M <sub>1</sub>	ı
51       45       OSC1       I         52       46       OSC2       O         53       47       GND       GND         54       48       D0       I/O       O0       I/O         55       49       D1       I/O       O1       I/O         56       50       D2       I/O       O2       I/O         57       51       D3       I/O       O3       I/O         58       52       D4       I/O         59       53       D5       I/O         60       54       D6       I/O         61       55       D7       I/O         62       56       D8       I/O         63       57       D9       I/O	49	43	RESET	ı	RESET	ŀ
52       46       OSC2       O         53       47       GND       GND         54       48       D0       I/O       O0       I/O         56       49       D1       I/O       O1       I/O         56       50       D2       I/O       O2       I/O         57       51       D3       I/O       O3       I/O         58       52       D4       I/O         59       53       D5       I/O         60       54       D6       I/O         61       55       D7       I/O         62       56       D8       I/O         63       57       D9       I/O	50	44	TEST	ı	TEST	1
53         47         GND         GND           54         48         D <sub>0</sub> I/O         O <sub>0</sub> I/O           55         49         D <sub>1</sub> I/O         O <sub>1</sub> I/O           56         50         D <sub>2</sub> I/O         O <sub>2</sub> I/O           57         51         D <sub>3</sub> I/O         O <sub>3</sub> I/O           58         52         D <sub>4</sub> I/O         I/O           59         53         D <sub>5</sub> I/O           60         54         D <sub>6</sub> I/O           61         55         D <sub>7</sub> I/O           62         56         D <sub>8</sub> I/O           63         57         D <sub>9</sub> I/O	51	45	OSC <sub>1</sub>	ı		
54     48     D <sub>0</sub> I/O     O <sub>0</sub> I/O       55     49     D <sub>1</sub> I/O     O <sub>1</sub> I/O       56     50     D <sub>2</sub> I/O     O <sub>2</sub> I/O       57     51     D <sub>3</sub> I/O     O <sub>3</sub> I/O       58     52     D <sub>4</sub> I/O       59     53     D <sub>5</sub> I/O       60     54     D <sub>6</sub> I/O       61     55     D <sub>7</sub> I/O       62     56     D <sub>8</sub> I/O       63     57     D <sub>9</sub> I/O	52	46	OSC <sub>2</sub>	0		
55     49     D1     I/O     O1     I/O       56     50     D2     I/O     O2     I/O       57     51     D3     I/O     O3     I/O       58     52     D4     I/O       59     53     D5     I/O       60     54     D6     I/O       61     55     D7     I/O       62     56     D8     I/O       63     57     D9     I/O	53	47	GND		GND	
56         50         D2         I/O         O2         I/O           57         51         D3         I/O         O3         I/O           58         52         D4         I/O         I	54	48	D <sub>0</sub>	1/0	00	1/0
57 51 D <sub>3</sub> I/O O <sub>3</sub> I/O 58 52 D <sub>4</sub> I/O 59 53 D <sub>5</sub> I/O 60 54 D <sub>6</sub> I/O 61 55 D <sub>7</sub> I/O 62 56 D <sub>8</sub> I/O 63 57 D <sub>9</sub> I/O	55	49	D <sub>1</sub>	1/0	01	1/0
58 52 D <sub>4</sub> I/O 59 53 D <sub>5</sub> I/O 60 54 D <sub>6</sub> I/O 61 55 D <sub>7</sub> I/O 62 56 D <sub>8</sub> I/O 63 57 D <sub>9</sub> I/O	56	50	D <sub>2</sub>	1/0	O <sub>2</sub>	1/0
59     53     D <sub>5</sub> I/O       60     54     D <sub>6</sub> I/O       61     55     D <sub>7</sub> I/O       62     56     D <sub>8</sub> I/O       63     57     D <sub>9</sub> I/O	57	51	D <sub>3</sub>	1/0	О3	1/0
60 54 D <sub>6</sub> I/O 61 55 D <sub>7</sub> I/O 62 56 D <sub>8</sub> I/O 63 57 D <sub>9</sub> I/O	58	52	D <sub>4</sub>	1/0		
61 55 D <sub>7</sub> I/O 62 56 D <sub>8</sub> I/O 63 57 D <sub>9</sub> I/O	59	53	D <sub>5</sub>	1/0		
62 56 D <sub>8</sub> I/O 63 57 D <sub>9</sub> I/O	60	54	D <sub>6</sub>	1/0		
63 57 D <sub>9</sub> I/O	61	55	D <sub>7</sub>	1/0		
	62	56	D <sub>8</sub>	1/0		
64 58 D <sub>10</sub> I/O V <sub>CC</sub>	63	57	D <sub>9</sub>	1/0		
	64	58	D <sub>10</sub>	1/0	Vcc	·

Note: I/O: Input/Output Pins
I: Input Pins
O: Output Pins

**@HITACHI** 

 $V_{PP}$  (Program Voltage):  $V_{PP}$  is the input for the program voltage (12.5 V  $\pm$  0.3 V) for programming the PROM.

 $\overline{\textbf{CE}}$  (Chip Enable):  $\overline{\textbf{CE}}$  input programs and verifies internal PROM.

 $\overline{\textbf{OE}}$  (Output Enable):  $\overline{\textbf{OE}}$  is the data output control signal for verify input.

 $A_0-A_{14}$  (Address Bus):  $A_0-A_{14}$  are address input pins for internal PROM.

 $O_0-O_7$  (PROM Data Bus):  $O_0-O_7$  are the data bus for internal PROM.

 $\overline{\mathbf{M}_0}$ ,  $\overline{\mathbf{M}_1}$  (Mode):  $\overline{\mathbf{M}_0}$  and  $\overline{\mathbf{M}_1}$  set PROM mode. PROM mode is set when  $\overline{\mathbf{M}_0}$ ,  $\overline{\mathbf{M}_1}$ , and TEST pins are low level and RESET pin is high level.




Figure 21. PROM Mode Pin Arrangement

**@HITACHI** 

Hitachi America Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300

### **Programmable ROM Operation**

The HD4074019's on-chip PROM is programmed in PROM mode (figures 22-24). PROM mode is set by bringing TEST,  $\overline{M}_0$ , and  $\overline{M}_1$  low, and RESET high as shown in figure 22. In PROM mode, the MCU does not operate. It can be programmed like a standard 27256 EPROM using a standard PROM programmer and a 64-to-28-pin socket adapter. Table 24 lists recommended PROM programmers and socket adapters.

Since an instruction of the HMCS400 series consists of 10 bits, the HMCS400 series microcomputer incorporate conversion circuit to use a general perpose PROM programmer. By this circuit, an instruction is read or programmed using 2 addresses, lower 5 bits and upper 5 bits as shown in figure 23. For example, if 8 kwords of on-chip PROM are programmed by a general purpose PROM programmer, 16 kbytes of addresses (\$0000-\$3FFF) should be specified.

### **Programming And Verification**

The HD4074019 can be high-speed programmed without causing voltage stress or affecting data reliability.

Table 23 shows how programming and verification modes are selected.

Figure 24 is a programming flowchart, and figure 42 is a timing chart. For precautions on PROM programming, refer to Precautions and On-Chip EPROM reliability after programing.

#### Erasing

PROMs in ceramic window packages can be erased by ultraviolet light. All erased bits become is.

Erasing conditions are: ultraviolet (UV) light

with wavelength 2537Å with a minimum irradiation of 15W·s/cm². These conditions are satisfied by exposing the LSI to a 12,000  $\mu$ W/cm² UV source for 15-20 minutes, at a distance of 1 inch.

#### Precautions

- Addresses \$0000 to \$7FFF should be specified if the PROM is programmable by a PROM programmer. Note that the plastic package type cannot be erased and reprogrammed. (Ceramic window packages can be erased and reprogrammed by ultraviolet light.) Data in address space beyond \$8000 must be set to \$FF.
- Be careful that the PROM programmer, socket adapter and LSI match. Using the wrong programmer of socket adapter may cause an overvoltage and damage the LSI. Make sure that the LSI is firmly fixed in the socket adapter, and that the socket adapter is firmly fixed in the programmer.
- 3. The PROM should be programmed with  $V_{PP}\!=\!12.5$  V. Other PROMs use 21 V. If 21 V is applied to the HD4074019, the LSI may be permanently damaged. 12.5 V is Intel's 27256  $V_{PP}$ .

# On-Chip EPROM Reliability after Programming

Generally, semiconductors are reliable except for initial failures. Parts can be screened to avoid failures. Exposure to high temperature is a kind of screening which removes PROM memory cells with data hold failures in a short time. This is done to the ZTATs in the wafer stage, so ZTAT data hold charcteristics are high. Exposing the LSI to 150°C after user programming can effectively upgrade these characteristics. Figure 25 shows the recommeded screening flow.




Figure 22. PROM Mode Function Diagram




Figure 23. PROM Mode Memory Map

**@HITACHI** 

Hitachi America Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300

T-49-19-04

### HD404019/HD4074019

Table 23. PROM Mode Selection

		Pin			
Mode	CE	OE	Vpp	O <sub>0</sub> – O <sub>7</sub>	
Programming	Low	High	Vpp	Data input	
Verify	High	Low	Vpp	Data output	
Programming inhibited	High	High	VPP	High impedance	

Table 24. PROM Programmers and Socket Adapters

וכן פענטט דטטטו דר

PROM Pro	gramm <del>or</del>	Socket Adapter		
Maker	Type name	Maker	Type name	
DATA I/O 22B 29B		Hitachi	TBD	
AVAL Corp	PKW-1000	Hitachi	TBD	




Figure 24. PROM Programming

**@HITACHI** 




Figure 25. Recommended Screening Flow

### T-49-19-04

### **Addressing Mode**

### **RAM Addressing Mode**

As shown in figure 26, the MCU has three RAM addressing modes: register indirect addressing, direct addressing, and memory register addressing.

Register Indirect Addressing: The W register, X register, and Y register contents (10 bits) are used as the RAM address.

**Direct Addressing:** A direct addressing instruction consists of two words, with the word (10 bits) following the opcode used as the RAM address.

Memory Register Addressing: The memory register (16 digits from \$020 to \$02F) is accessed by executing the LAMR and XMRA instructions.

### ROM Addressing Mode and P Instructions

The MCU has four kinds of ROM addressing modes, as shown in figure 27.

Direct Addressing Mode: The program can branch to any address in the ROM memory space by executing a JMPL, BRL, or CALL instruction. These instructions replace the 14 program counter bits  $(PC_{13}$  to  $PC_{0})$  with the 14-bit immediate data.

Current Page Addressing Mode: The ROM memory space is divided into pages, with 256 words in each page. Page zero begins at address \$0000. By executing a BR instruction, the program can branch to an address in the current page. This instruction replaces the low-order eight bits of the program counter ( $PC_7$  to  $PC_0$ ) with the 8-bit immediate data.

When BR is on a page boundary (256n + 255) (figure 28), executing a BR instruction transfers the PC contents to the next page, due to the hardware architecture. Consequently, the program branches to the next page when the BR is used on a page boundary. The HMCS400 series cross macro assembler has an automatic paging facility for ROM pages.

Zero Page Addressing Mode: By executing a CAL instruction, the program can branch to the zero page subroutine area, which is located at \$0000-\$003F. When a CAL instruction is executed, 6-bits of immediate data are placed in the low- order six bits of the program counter (PC $_5$  to PC $_0$ ) and 0s are placed in the high-order eight bits (PC $_{13}$  to PC $_6$ ).

**Table Data Addressing:** By executing a TBR instruction, the program can branch to the address determined by the contents of the 4-bit immediate data, accumulator, and B register.

P Instruction: ROM data addressed by table data addressing can be referred to by a P instruction (figure 29). When bit 8 in the referenced ROM data is 1, 8 bits of ROM data are written into the accumulator and B register. When bit 9 is 1, 8 bits of ROM data are written into the R1 and R2 port output register. When both bits 8 and 9 are 1, ROM data are written into the accumulator and B register and also to the R1 and R2 port output register at the same time.

The P instruction has no effect on the program counter.




Figure 26. RAM Addressing Modes

**@**HITACHI

Hitachi America Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300




Figure 27. ROM Addressing Modes

(A) HITACHI




Figure 28. BR Instruction Branch Destination on Pages Boundary




Figure 29. P Instruction

**@**HITACHI

Hitachi America Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300

### **Instruction Set**

T-49-19-04

The HD404019, HD4074019 provides 101 instructions which are classified into 10 groups as follows:

- 1. Immediate instructions
- 2. Register-to-register instructions
- 3. RAM address instructions
- 4. RAM register instructions
- 5. Arithmetic instructions

- 6. Compare instructions
- 7. RAM bit manipulation instructions
- 8. ROM address instructions
- 9. Input/output instructions
- 10. Control instructions

Tables 25-34 list their functions, and table 35 is an opcode map.

Table 25. Immediate Instructions

Operation	Mnemonic	Operation Code	Function	Status	Words/ Cycles
Load A from Immediate	LAI i	1 0 0 0 1 1 i3 i2 i1 i0	i → A		1/1
Load B from Immediate	LBI i	1 0 0 0 0 0 13 12 11 10	i→B		1/1
Load Memory from Immediate	LMID i,d	0 1 1 0 1 0 i <sub>3</sub> i <sub>2</sub> i <sub>1</sub> i <sub>0</sub> d <sub>9</sub> d <sub>8</sub> d <sub>7</sub> d <sub>6</sub> d <sub>5</sub> d <sub>4</sub> d <sub>3</sub> d <sub>2</sub> d <sub>1</sub> d <sub>0</sub>	î → M		2/2
Load Memory from Immediate, Increment Y	LMIIY i	1 0 1 0 0 1 i <sub>3</sub> i <sub>2</sub> i <sub>1</sub> i <sub>0</sub>	i→M, Y+1→Y	NZ	1/1

Table 26. Register-to-Register Instructions

Operation	Mnemonic	Operation Code F	unction Status	Words/ Cycles
Load A from B	LAB	0 0 0 1 0 0 1 0 0 0 B	→ A	1/1
Load B from A	LBA	0 0 1 1 0 0 1 0 0 0 A	. → B	1/1
Load A from W	LAW	0 1 0 0 0 0 0 0 0 0 0 0 0 0 0	/ → A	2/2 (Note)
Load A from Y	LAY	0 0 1 0 1 0 1 1 1 1 Y	→ A	1/1
Load A from SPX	LASPX	0001101000 S	PX → A	1/1
Load A from SPY	LASPY	0 0 0 1 0 1 1 0 0 0 S	PY → A	1/1
Load A from MR	LAMR m	100111mgmzmjmgN	1R(m) → A	1/1
Exchange MR and A	XMRA m	1 0 1 1 1 1 m <sub>3</sub> m <sub>2</sub> m <sub>1</sub> m <sub>0</sub> N	ÍR(m) ⊷ A	1/1

Note: An operand is provided for the second word of LAW and LWA instruction by assembler automatically.



Table 27. RAM Address Instructions

Operation	Mnemonic	Operation Code Function State	Words s Cycles
oad W from Immediate	LWI i	0 0 1 1 1 1 0 0 i <sub>1</sub> i <sub>0</sub> i - W	1/1
Load X from Immediate	LXI i	1 0 0 0 1 0 i <sub>3</sub> i <sub>2</sub> i <sub>1</sub> i <sub>0</sub> i → X	1/1
Load Y from Immediate	LYI i	1 0 0 0 0 1 i <sub>3</sub> i <sub>2</sub> i <sub>1</sub> i <sub>0</sub> i → Y	1/1
Load W from A	LWA	0 1 0 0 0 1 0 0 0 0 A - W	2/2 (Note)
Load X from A	LXA	0 0 1 1 1 0 1 0 0 0 A - X	1/1
Load Y from A	LYA	0 0 1 1 0 1 1 0 0 0 A - Y	1/1
Increment Y	IY	0 0 0 1 0 1 1 1 0 0 Y+1 -Y NZ	1/1
Decrement Y	DY	0 0 1 1 0 1 1 1 1 1 Y-1 -Y NB	1/1
Add A to Y	AYY	0 0 0 1 0 1 0 1 0 0 Y+A -Y OVF	1/1
Subtract A from Y	SYY	0 0 1 1 0 1 0 1 0 0 Y-A -Y NB	1/1
Exchange X and SPX	XSPX	0 0 0 0 0 0 0 0 1 X SPX	1/1
Exchange Y and SPY	XSPY	0 0 0 0 0 0 0 0 1 0 Y - SPY	1/1
Exchange X and SPX,Y and SPY	XSPXY	0 0 0 0 0 0 0 0 1 1 X→SPX, Y→SPY	1/1

Note: An operand is provided for the second word of LAW and LWA instruction by the assembler automatically.

**OHITACHI** 

Hitachi America Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300

T-49-19-04

Table 28. RAM Register Instructions

Operation	Mnemonic	Operation Code Function	Status	Words/ Cycles
Load A from Memory	LAM(XY)	0 0 1 0 0 1 0 0 y x M→A, (X→SPX, Y→SPY)		1/1
Load A from Memory	LAMD d	0 1 1 0 0 1 0 0 0 0 M → A d <sub>9</sub> d <sub>8</sub> d <sub>7</sub> d <sub>6</sub> d <sub>5</sub> d <sub>4</sub> d <sub>3</sub> d <sub>2</sub> d <sub>1</sub> d <sub>0</sub>		2/2
Load B from Memory	LBM(XY)	0 0 0 1 0 0 0 0 y x M-B, (X-SPX, Y-SPY)		1/1
Load Memory from A	LMA(XY)	0 0 1 0 0 1 0 1 y x A-M, (X-SPX, Y-SPY)		1/1
Load Memory from A	LMAD d	0 1 1 0 0 1 0 1 0 0 A → M d <sub>9</sub> d <sub>8</sub> d <sub>7</sub> d <sub>6</sub> d <sub>5</sub> d <sub>4</sub> d <sub>3</sub> d <sub>2</sub> d <sub>1</sub> d <sub>0</sub>		2/2
Load Memory from A, Increment Y	LMAIY(X)	0 0 0 1 0 1 0 0 0 x A-M, Y+1-Y (X-SPX)	NZ	1/1
Load Memory from A, Decrement Y	LMADY(X)	0 0 1 1 0 1 0 0 0 x A-M, Y-1-Y (X-SPX)	NB	1/1
Exchange Memory and A	XMA(XY)	0 0 1 0 0 0 0 0 y x M-A, (X-SPX, Y-SPY)		1/1
Exchange Memory and A	XMAD d	0 1 1 0 0 0 0 0 0 0 M A dg dg d7 d6 d5 d4 d3 d2 d1 d0		2/2
Exchange Memory and B	XMB(XY)	0 0 1 1 0 0 0 0 y x M-B, (X-SPX, Y-SPY)		1/1

Note:

(XY) and (X) have the following meaning:
1. The instructions with (XY) have 4 mnemonics and 4 object codes for each (example of LAM (XY) is given below).
The op-code X or Y is assembled as follows.

Mnemonic	y	×	Function
LAM	0	0	
LAMX	0	1	X → SPX
LAMY	1	0	Y ↔ SPY
LAMXY	1	1	X→SPX, Y⊷SPY

The instructions with (X) have 2 mnemonics and 2 object codes for each (example of LMAIY(X) is given below).
 The op-code X is assembled as follows.

Mnemonic	×	Function
LMAIY	0	
LMAIYX	1	X → SPX

(1) HITACHI

Table 29. Arithmetic Instructions

Operation	Mnemonic	Operation Code	Function	Status	Words/ Cycles
Add Immediate to A	Ali	1 0 1 0 0 0 i3 i2 i1 i0	A+ì → A	OVF	1/1
Increment B	IB	0001001100	B+1 → B	NZ	1/1
Decrement B	DB	0011001111	B-1 → B	NB	1/1
Decimal Adjust for Addition	DAA	0010100110			1/1
Decimal Adjust for Subtraction	DAS	0010101010			1/1
Negate A	NEGA	0 0 0 1 1 0 0 0 0 0	Ā+1 →A		1/1
Complement B	COMB	0101000000	B → B		1/1
Rotate Right A with Carry	ROTR	0010100000			1/1
Rotate Left A with Carry	ROTL	0010100001			1/1
Set Carry	SEC	0011101111	1 → CA		1/1
Reset Carry	REC	0011101100	O → CA		1/1
Test Carry	тс	000110111		CA	1/1
Add A to Memory	AM	0000001000	M+A → A	OVF	1/1
Add A to Memory	AMD d	O 1 O O O O 1 O O O dg da d7 d6 d5 d4 d3 d2 d1 d0	M+A → A	OVF	2/2
Add A to Memory with Carry	AMC	0 0 0 0 0 1 1 0 0 0	M+A+CA → A OVF→CA	OVF	1/1
Add A to Memory with Carry	AMCD d	0 1 0 0 0 1 1 0 0 0 d <sub>9</sub> d <sub>8</sub> d <sub>7</sub> d <sub>6</sub> d <sub>5</sub> d <sub>4</sub> d <sub>3</sub> d <sub>2</sub> d <sub>1</sub> d <sub>0</sub>	M+A+CA→A OVF→CA	OVF	2/2
Subtract A from Memory with Carry	SMC	0 0 1 0 0 1 1 0 0 0	M-A-CA→A NB→CA	NB	1/1
Subtract A from Memory with Carry	SMCD d	0 1 1 0 0 1 1 0 0 0 d <sub>9</sub> d <sub>8</sub> d <sub>7</sub> d <sub>6</sub> d <sub>5</sub> d <sub>4</sub> d <sub>3</sub> d <sub>2</sub> d <sub>1</sub> d <sub>6</sub>	M-A- <del>CA</del> -A NBCA	NB	2/2
OR A and B	OR	0 1 0 1 0 0 0 1 0 0	AUB⊸A		1/1
AND Memory with A	ANM	0 0 1 0 0 1 1 1 0 0	A∩M→A	NZ	1/1
AND Memory with A	ANMD d	0 1 1 0 0 1 1 1 0 0 d <sub>9</sub> d <sub>8</sub> d <sub>7</sub> d <sub>6</sub> d <sub>5</sub> d <sub>4</sub> d <sub>3</sub> d <sub>2</sub> d <sub>1</sub> d <sub>0</sub>		NZ	2/2
OR Memory with A	ORM	0000001100	A U M→A	NZ	1/1
OR Memory with A	ORMD d	0 1 0 0 0 0 1 1 0 0 dg d8 d7 d6 d5 d4 d3 d2 d1 d		NZ	2/2
EOR Memory with A	EORM	0 0 0 0 0 1 1 1 0 0	A ⊕ M→A	NZ	1/1
EOR Memory with A	EORMD d	O 1 O O O 1 1 1 O O d <sub>9</sub> d <sub>8</sub> d <sub>7</sub> d <sub>6</sub> d <sub>5</sub> d <sub>4</sub> d <sub>3</sub> d <sub>2</sub> d <sub>1</sub> d <sub>6</sub>	=	NZ	2/2

Note:

328

∩ : Logical AND
 ∪ : Logical OR
 ⊕ : Exclusive OR

### **@HITACHI**

Table 30. Compare Instructions

T-49-19-0	<b>)4</b>
-----------	-----------

Operation	Mnemonic	Operation Code	Function	Status	Words/ Cycles
Immediate Not Equal to Memory	INEM i	0 0 0 0 1 0 i <sub>3</sub> i <sub>2</sub> i <sub>1</sub> i <sub>0</sub>	i ≠ M	NZ	1/1
Immediate Not Equal to Memory	INEMD i,ď	0 1 0 0 1 0 i <sub>3</sub> i <sub>2</sub> i <sub>1</sub> i <sub>0</sub> d <sub>9</sub> d <sub>8</sub> d <sub>7</sub> d <sub>6</sub> d <sub>5</sub> d <sub>4</sub> d <sub>3</sub> d <sub>2</sub> d <sub>1</sub> d <sub>0</sub>	i ≠ M	NZ	2/2
A Not Equal to Memory	ANEM	0 0 0 0 0 0 0 1 0 0	A ≠ M	NZ	1/1
A Not Equal to Memory	AMEMD d	0 1 0 0 0 0 0 1 0 0 d <sub>9</sub> d <sub>8</sub> d <sub>7</sub> d <sub>6</sub> d <sub>6</sub> d <sub>4</sub> d <sub>3</sub> d <sub>2</sub> d <sub>1</sub> d <sub>0</sub>	A ≠ M	NZ	2/2
B Not Equal to Memory	BNEM	0001000100	B≠M	NZ	1/1
Y Not Equal to immediate	YNEI i	0 0 0 1 1 1 i <sub>3</sub> i <sub>2</sub> i <sub>1</sub> i <sub>0</sub>	Y≠i	NZ	1/1
Immediate Less or Equal to Memory	ILEM i	0 0 0 0 1 1 13 12 11 10	i≤M	NB	1/1
Immediate Less or Equal to Memory	ILEMD i,d	O 1 O O 1 1 i <sub>3</sub> i <sub>2</sub> i <sub>1</sub> i <sub>0</sub> d <sub>9</sub> d <sub>8</sub> d <sub>7</sub> d <sub>6</sub> d <sub>5</sub> d <sub>4</sub> d <sub>3</sub> d <sub>2</sub> d <sub>1</sub> d <sub>0</sub>	í≦M	NB	2/2
A Less or Equal to Memory	ALEM	0 0 0 0 0 1 0 1 0 0	A ≤ M	NB	1/1
A Less or Equal to Memory	ALEMD d	O 1 O O O 1 O 1 O O d <sub>9</sub> d <sub>8</sub> d <sub>7</sub> d <sub>6</sub> d <sub>5</sub> d <sub>4</sub> d <sub>3</sub> d <sub>2</sub> d <sub>1</sub> d <sub>0</sub>	A ≦ M	NB	2/2
B Less or Equal to Memory	BLEM	0011000100	8 ≤ M	NB	1/1
A Less or Equal to Immediate	ALEI i	1 0 1 0 1 1 i3 i2 i1 i0	A≦i	NB	1/1

Table 31. RAM Bit Manipulation Instructions

Operation	Mnemonic	Operation Code	Function	Status	Words/ Cycles
Set Memory Bit	SEM n	0 0 1 0 0 0 0 1 n <sub>1</sub> n <sub>0</sub>	1 → M(n)		1/1
Set Memory Bit	SEMD n,d	O 1 1 O O O O 1 n <sub>1</sub> n <sub>0</sub> d <sub>9</sub> d <sub>8</sub> d <sub>7</sub> d <sub>6</sub> d <sub>6</sub> d <sub>4</sub> d <sub>3</sub> d <sub>2</sub> d <sub>1</sub> d <sub>0</sub>	1 → M(n)		2/2
Reset Memory Bit	REM n	0 0 1 0 0 0 1 0 n <sub>1</sub> n <sub>0</sub>	0 →M(n)		1/1
Reset Memory Bit	REMD n,d	O 1 1 O O O 1 O n <sub>1</sub> n <sub>0</sub> d <sub>9</sub> d <sub>8</sub> d <sub>7</sub> d <sub>6</sub> d <sub>5</sub> d <sub>4</sub> d <sub>3</sub> d <sub>2</sub> d <sub>1</sub> d <sub>0</sub>	0 → M(n)		2/2
Test Memory Bit	TM n	0 0 1 0 0 0 1 1 n <sub>1</sub> n <sub>0</sub> .		M(n)	1/1
Test Memory Bit	TMD n,d	O 1 1 O O O 1 1 n <sub>1</sub> n <sub>0</sub> d <sub>9</sub> d <sub>8</sub> d <sub>7</sub> d <sub>6</sub> d <sub>5</sub> d <sub>4</sub> d <sub>3</sub> d <sub>2</sub> d <sub>1</sub> d <sub>0</sub>		M(n)	2/2



Table 32. ROM Address Instructions

Operation	Mnemonic	Operation Code	Function	Status	Words/ Cycles
Branch on Status 1	BR b	1 1 b <sub>7</sub> b <sub>6</sub> b <sub>5</sub> b <sub>4</sub> b <sub>3</sub> b <sub>2</sub> b <sub>1</sub> b <sub>0</sub>		1	1/1
Long Branch on Status 1	BRL u	O 1 O 1 1 1 p <sub>3</sub> p <sub>2</sub> p <sub>1</sub> p <sub>0</sub> d <sub>9</sub> d <sub>8</sub> d <sub>7</sub> d <sub>6</sub> d <sub>5</sub> d <sub>4</sub> d <sub>3</sub> d <sub>2</sub> d <sub>1</sub> d <sub>0</sub>		1	2/2
Long Jump Unconditionally	JMPL u	O 1 O 1 O 1 p <sub>3</sub> p <sub>2</sub> p <sub>1</sub> p <sub>0</sub> d <sub>9</sub> d <sub>8</sub> d <sub>7</sub> d <sub>6</sub> d <sub>5</sub> d <sub>4</sub> d <sub>3</sub> d <sub>2</sub> d <sub>1</sub> d <sub>0</sub>			2/2
Subroutine Jump on Status 1	CAL a	0 1 1 1 25 24 23 22 21 20		1	1/2
Long Subroutine Jump on Status 1	CALL u	O 1 O 1 1 O p <sub>3</sub> p <sub>2</sub> p <sub>1</sub> p <sub>0</sub> d <sub>9</sub> d <sub>8</sub> d <sub>7</sub> d <sub>6</sub> d <sub>5</sub> d <sub>4</sub> d <sub>3</sub> d <sub>2</sub> d <sub>1</sub> d <sub>0</sub>		1	2/2
Table Branch	TBR p	0 0 1 0 1 1 p <sub>3</sub> p <sub>2</sub> p <sub>1</sub> p <sub>0</sub>			1/1
Return from Subroutine	RTN	0000010000			1/3
Return from Interrupt	RTNI	0000010001	1 →I/E CA Restore	ST	1/3

# Table 33. Input/Output Instructions

Operation	Mnemonic	Operation Code	Function Status	Words/ Cycles
Set Discrete I/O Latch	SED	0011100100	1 → D(Y)	1/1
Set Discrete I/O Latch Direct	SEDD m	1 0 1 1 1 0 m <sub>3</sub> m <sub>2</sub> m <sub>1</sub> m <sub>0</sub>	1 → D(m)	1/1
Reset Discrete I/O Latch	RED	0001100100	0 → D(Y)	1/1
Reset Discrete I/O Latch Direct	REDD m	1 0 0 1 1 0 m <sub>3</sub> m <sub>2</sub> m <sub>1</sub> m <sub>0</sub>	0 → D(m)	1/1
Test Discrete I/O Latch	TD	0011100000	D(Y)	1/1
Test Discrete I/O Latch Direct	TDD m	1 0 1 0 1 0 m <sub>3</sub> m <sub>2</sub> m <sub>1</sub> m <sub>0</sub>	D(m)	1/1
Load A from R Port Register	LAR m	1 0 0 1 0 1 m <sub>3</sub> m <sub>2</sub> m <sub>1</sub> m <sub>0</sub>	R(m) → A	1/1
Load B from R Port Register	LBR m	1 0 0 1 0 0 m <sub>3</sub> m <sub>2</sub> m <sub>1</sub> m <sub>0</sub>	R(m) → B	1/1
Load R Port Register from A	LRA m	1 0 1 1 0 1 m <sub>3</sub> m <sub>2</sub> m <sub>1</sub> m <sub>0</sub>	A → R(m)	1/1
Load R Port Register from B	LRB m	1 0 1 1 0 0 m <sub>3</sub> m <sub>2</sub> m <sub>1</sub> m <sub>0</sub>	B → R(m)	1/1
Pattern Generation	Рр	0 1 1 0 1 1 p <sub>3</sub> p <sub>2</sub> p <sub>1</sub> p <sub>0</sub>		1/2

### Table 34. Control Instructions

330

Operation	Mnemonic	Operation Code	Function	Status	Words/ Cycles
No Operation	NOP	0000000000			1/1
Start Serial	STS	0 1 0 1 0 0 1 0 0 0			1/1
Standby Mode	SBY	0 1 0 1 0 0 1 1 0 0			1/1
Stop Mode	STOP	0 1 0 1 0 0 1 1 0 1			1/1

# **@HITACHI**

Table 35. Opcode Map

T-49-19-04

$\setminus$	R8							0								Γ							1						
R9	N.	0 1	_L1	3 4	5	6	7	8	9	Α	В	С	D	E	F	0	1	2	3	4	5	6 7	8	٤	A	В	С	D	E
	0	NOPXSP	XXSPYX	SP AN		_	_	AM				ORM			_	LAW			_	AHEM			AMO	1			0660		
	1	RTNRTN		ALEA		_	_	AMC		_		OFF		_	_	LWA				ALENC			AMICE				EOFMO		
	2				١	NEN	1		i(4	.)											IN	EMD			i(4)				
	3			_		LEN	1		i(4	)	_										IL	EMD			i(4)				
	4	<del></del>	(XY)	BNEA	1_	_	_	LAB		_		ΙB	_	_		COLE	_	_	_	OR	_		STS	L			SBY	STOP	
		LMAIY(X		AYY	-	_		JASPY	_	_		ΙY	يا									<b>IPL</b>		Ē	(4)				
	_	NEGA	_	REC		_	_	ASPX							TC	_						ALL		F	(4)				
0	7	2/04		<del>.</del>		/NE		T ==	i(4				-						_	_	BF		_		(4)	_,			
	9		A(XY)			1 n(		+	EM	n(2)	-	_	ΓM	n(2	)	XMAD	_	$\leq$			MD	n(2)	4	-	ID n	-		MD	n(2)
- }	_	ROTHROT	1(XY)		LMI	DA/	÷	SMC	$\leq$			MM	_		I	IAMD	_	_		LMAD	_		SWC	_			HEID	_	_
}	В	NOTIFICE	<u></u>		7	BR		_	p(4	AS			_		LAY			_			P	AID_		_	i(4)				
ļ	С	XMI	B(XY)	BLEN		Dn	_	LBA	P(4	!					ОВ						Р			F	(4)				
Ì		LMADY(X	·	SYY	_	-	_	LYA							DY														
ŀ	E	TD		SED	<del> -</del>	_	_	LXA	ببـــــــــــــــــــــــــــــــــــ	$\equiv$	7,	REC			SEC						C/	٩L		a	(6)				
Ì	F	LW	l i(2)	+					=	_			$\leq$		Н														
	0				L	ВІ			i(4	)					٦		_							_					
Ī	1				L	Ył.	_		i(4	)																			
	2				L	ΧI			i(4	)																			
	3				L	ΑI			i(4	)																			
	4				L	BR			m(4	)					$\mathbb{Z}$														
ļ	5				L	AR			m(4)	)					$\square$														
ļ	6					EDI			m(4	)																			
1	7					AM	R		m(4)												BF	₹		b	(8)				
-	8				Α.			_	i(4						_														
}	9		·			MIL	Υ		i(4)																				
}	В	···				DD			m(4)						$\dashv$														
-	c				-	LEI RB			i(4) m(4)				_																
-	5			•• ••		RA			m(4)						4														
ł	E					EDI			m(4)						4														
ŀ	F					MR			m(4)				_		$\dashv$														

**@HITACHI** 

(2-word/2-cycle)

### **Absolute Maximum Ratings**

Item	Symbol	Value	Unit	Note
Supply Voltage	Vcc	- 0.3 to + 7.0	V	
Programming Voltage	V <sub>PP</sub>	- 0.3 to + 14	V	13
Terminal Voltage	V <sub>T</sub>	- 0.3 to V <sub>CC</sub> + 0.3	V	3
		V <sub>CC</sub> - 42 to V <sub>CC</sub> + 0.3	٧	4
Total Allowance of Input Current	Σlo	50	. mA	5
Maximum Input Current	lo	15	mA	7, 8
Maximum Output Current	- I <sub>0</sub>	4	mA	9, 10
		6	mA	9, 11
		30	mA	9, 12
Total Allowance of Output Current	- Σ l <sub>0</sub>	150	mA	6
Operating Temperature	T <sub>opr</sub>	- 20 to + 75	•c	
Storage Temperature	T <sub>stg</sub>	- 55 to + 125	°C	

### Notes:

332

- 1. Permanent damage may occur if Absolute Maximum Ratings are exceeded. Normal operation should be under the conditions of Electrical Characteristics. If these conditions are exceeded, it may cause a malfunction or affect the reliability of LSI.
- 2. All voltages are with respect to GND.
- 3. Standard pins.
- 4. High-voltage pins.
  5. Total allowance of input current is the total sum of input current which flows in from all I/ O pins to GND simultaneously.
- 6. Total allowance of output current is the total sum of the output current which flows out from V<sub>CC</sub> to all I/O pins simultaneously.

  7. Maximum input current is the maximum amount of input current from each I/O pin to
- GND.
- 8.  $D_0-D_3$  and R3-R8.
- 9. Maximum output current is the maximum amount of output current from Vcc to each I/O pin. 10.D<sub>0</sub>-D<sub>3</sub> and R3-R8. 11.R0-R2. 12.D<sub>4</sub>-D<sub>15</sub>.

- 13.Applied to HD4074019.

# **HD4074019 Electrical Characteristics**

DC Characteristics (Vcc = 5 V  $\pm$  10%, GND = 0 V, Vdisp = Vcc - 40 V to Vcc,  $T_a$  =  $-20^{\circ}C$  to + 75°C, unless otherwise noted.)

İtem	Symbol	Pin	Min	Max	Unit	Test Condition	Note
Input High Voltage	ViH	RESET, SCK, INTO, INT <sub>1</sub>	0.8 V <sub>CC</sub>	V <sub>CC</sub> + 0.3	٧		
		OSC <sub>1</sub>	V <sub>CC</sub> - 0.5	V <sub>CC</sub> + 0.3	٧		
		SI	0.7V <sub>CC</sub>	V <sub>CC</sub> + 0.3	٧		.,
Input Low Voltage	VIL	RESET, SCK, INTO, INT <sub>1</sub>	-0.3	0.2V <sub>CC</sub>	٧		
		osc <sub>1</sub>	-0.3	0.5	٧		
		SI	-0.3	0.3V <sub>CC</sub>	v		
Output High Voltage	Vон	SCK, SO	V <sub>CC</sub> - 1.0		٧	-I <sub>OH</sub> =1.0 mA	
			V <sub>CC</sub> - 0.5		٧	-1 <sub>OH</sub> =0.5 mA	
Output Low Voltage	VoL	SCK, SO		0.4	V	I <sub>OL</sub> =1.6 mA	
Input/Output Leakage Current	HL	RESET, SCK, INTO, INT1, OSC1, SI, SO		1	μА	V <sub>in</sub> = 0 V to V <sub>CC</sub>	1
Current Dissipation in Active Mode	lcc	Vcc		TBD	mA	V <sub>CC</sub> = 5 V	2,5
Current Dissipation in Standby Mode	ISBY	Vcc		TBD	mA	Maximum logic operation Vcc = 5 V	3,5
Current Dissipation in Stop Mode	I <sub>stop</sub>	Vcc		TBD	μА	V <sub>in</sub> (TEST) = V <sub>CC</sub> - 0 3 V to V <sub>CC</sub> , V <sub>in</sub> (RESET) = 0 V to 0.3 V	4
Stop Mode Retain Voltage	V <sub>stop</sub>	Vcc	2		٧		

Notes:

- 1. Excluding pull-up MOS current and output buffer current.
  2. The MCU is in the reset state. Input/output current does not flow.

   MCU in reset state, operation mode

   RESET, TEST: V<sub>CC</sub>

   D<sub>0</sub>-D<sub>3</sub>, R3—R9: V<sub>CC</sub>

   D<sub>4</sub>-D<sub>15</sub>, R0-R2, RA<sub>0</sub>, RA<sub>1</sub>: V<sub>disp</sub>

  3. The timer/counter operates with the fastest clock. Input/output current does not flow.

   MCU in standby mode

   Input/output in reset state

  - · Input/output in reset state
  - · Serial interface: Stop · RESET: GND

  - TEST: V<sub>CC</sub>
     D<sub>0</sub>-D<sub>3</sub>, R3-R9: V<sub>CC</sub>
     D<sub>4</sub>-D<sub>15</sub>, R0-R2, RA<sub>0</sub>, RA<sub>1</sub>: V<sub>disp</sub>

# **@HITACHI**

4. Excluding pull-down MOS current.
5. When f<sub>osc</sub> = x MHz, estimate the current dissipation as follows: Max value @ x MHz = x/4 × (max value @ 4 MHz)

Input/Output Characteristics for Standard Pin ( $V_{CG}=5~V~\pm~10\%$ , GND = 0 V,  $V_{disp}=V_{CG}-40~V$  to  $V_{CG}$ ,  $T_a=-20^{\circ}C$  to + 75°C, unless otherwise noted.)

Item	Symbol	Pin	Min	Max	Unit	Test Conditions	Note
Input High Voltage	Viн	D <sub>0</sub> -D <sub>3</sub> , R3-R5 R9	0.7V <sub>CC</sub>	V <sub>CC</sub> + 0.3	V		
Input Low Voltage	V <sub>IL</sub>	D <sub>0</sub> -D <sub>3</sub> , R3-R5 R9	-0.3	0.3V <sub>CC</sub>	V		
Output Low Voltage	Vol	D <sub>0</sub> -D <sub>3</sub> , R3-R8		0.4	V	I <sub>OL</sub> = 1.6 mA	
Input/Output Leakage Current	Hul	D <sub>0</sub> -D <sub>3</sub> , R3-R8, R9	<sub>1</sub> -R9 <sub>3</sub>	1	μΑ	V <sub>in</sub> = 0 V to V <sub>CC</sub>	1
		R9 <sub>0</sub>		20	μΑ	<del></del>	

Note:

1. Pull-up MOS current and output buffer current are excluded.

Input/Output Characteristics for High Voltage Pin ( $V_{CC}=5~V~\pm~10\%$ , GND = 0 V,  $V_{disp}=V_{CC}-40~V$  to  $V_{CC}$ ,  $T_a=-20$ °C to + 75°C, unless

V <sub>IH</sub>	D <sub>4</sub> -D <sub>15</sub> ,					
	RO, R1, R2, RA <sub>O</sub> , RA <sub>1</sub>	0.7 V <sub>CC</sub>	V <sub>CC</sub> + 0.3	V		
VIL	D <sub>4</sub> -D <sub>15</sub> , R0, R1, R2, RA <sub>0</sub> , RA <sub>1</sub>	V <sub>CC</sub> - 40	0.3 V <sub>CC</sub>	V		
Voн	D <sub>4</sub> -D <sub>15</sub>	V <sub>CC</sub> - 3.0		V	- I <sub>OH</sub> = 15 mA, V <sub>CC</sub> = 5 V	
		V <sub>CC</sub> - 2.0		V	- I <sub>OH</sub> = 10 mA, V <sub>CC</sub> = 5 V	
		V <sub>CC</sub> - 1.0		V	- I <sub>OH</sub> = 4 mA, V <sub>CC</sub> = 5 V	
	R0-R2	V <sub>CC</sub> - 3.0		٧	- I <sub>OH</sub> = 3 mA, V <sub>CC</sub> = 5 V	
		V <sub>CC</sub> - 2.0		٧	- I <sub>OH</sub> = 2 mA, V <sub>CC</sub> = 5 V	
		V <sub>CC</sub> - 1.0		V	- I <sub>OH</sub> = 0.8 mA, V <sub>CC</sub> = 5 V	
Vol	D <sub>4</sub> -D <sub>15</sub> , R0-R2		V <sub>CC</sub> - 34	٧	150 kΩ to V <sub>CC</sub> - 40	
[I <sub>IL</sub> ]	D <sub>4</sub> -D <sub>15</sub> , R0-R2, RA <sub>0</sub> , RA <sub>1</sub>		20	μА	V <sub>in</sub> = V <sub>CC</sub> - 40 V, V <sub>CC</sub>	1
	V <sub>O</sub> H	VIL D4-D15, R0, R1, R2, RA0, RA1  VOH D4-D15  R0-R2  VOL D4-D15, R0-R2  IIILI D4-D15, R0-R2,	V <sub>IL</sub> D <sub>4</sub> -D <sub>15</sub> , RO, R1, R2, RA <sub>0</sub> , RA <sub>1</sub> V <sub>CC</sub> - 40  V <sub>OH</sub> D <sub>4</sub> -D <sub>15</sub> V <sub>CC</sub> - 3.0  V <sub>CC</sub> - 2.0  V <sub>CC</sub> - 1.0  RO-R2 V <sub>CC</sub> - 3.0  V <sub>CC</sub> - 2.0  V <sub>CC</sub> - 1.0  V <sub>CC</sub> - 1.0  V <sub>CC</sub> - 1.0	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$

Note:

1. Pull-down MOS current and output buffer current are excluded.

### **@HITACHI**

334

T-49-19-04  $V_{\rm CC} = 5 \ V \pm 10\%$ , GND = 0 V,  $V_{\rm disp} = V_{\rm CC} - 40 \ V$  to  $V_{\rm CC}$ ,  $T_a = -20$ °C to + 75°C, unless otherwise noted.)

Item	Symbol	Pin	Min	Тур	Max	Unit	Test Conditions	Note
Oscillation Frequency	fosc	OSC <sub>1</sub> , OSC <sub>2</sub>	0.2	4	4.5	MHz	divide by 4	• •
Instruction Cycle Time	t <sub>cyc</sub>		0.89	1	20	μS	divide by 4	•
Oscillator Stabiliza- tion Time	tac	OSC <sub>1</sub> , OSC <sub>2</sub>			20	ms		1
External Clock High, Low Level Width	tcph,	OSC <sub>1</sub>	92			ns	divide by 4	2
External Clock Rise Time	tCPr	OSC <sub>1</sub>			20	ns		2
External Clock Fall Time	tCPf	OSC <sub>1</sub>			20	ns	<del></del>	2
INT <sub>O</sub> High Level Width	t <sub>і</sub> он	ĪNT <sub>0</sub>	2			t <sub>cyc</sub>		3
INT 0 Low Level Width	t <sub>IOL</sub>	ĪNT <sub>0</sub>	2			t <sub>cyc</sub>		3
INT 1 High Level Width	ήιн	INT <sub>1</sub>	2		·	t <sub>cyc</sub>		3
INT 1 Low Level Width	Ч1L	INT <sub>1</sub>	2			t <sub>cyc</sub>		3
RESET High Level Width	<sup>t</sup> RSTH	RESET	2	-		t <sub>cyc</sub>		4
Input Capacitance	Cin	All pins exept R9 <sub>0</sub>			30	pF	f = 1 MHz, V <sub>in</sub> = 0 V	
		R9 <sub>0</sub>			180	pF	<del></del>	
RESET Fall Time	trstf				20	ms	•	4

### Notes:

- 1. Oscillator stabilization time is the time until the oscillator stabilizes after Vcc reaches its minimum allowable voltage after power-on, or after RESET goes high. At power-on or STOP mode release, RESET must be kept high for at least tac. Since tac depends on the crystal or ceramic filter's circuit constant and stray capacitance, please get the manufacturer's advice when designing the RESET circuit. (See figure 30)
- See figure 31.
   See figure 32.
- 4. See figure 33.

**®HITACHI** 

### **Serial Interface Timing Characteristics**

(Vcc = 5 V  $\pm$  10%, GND = 0 V, Vdisp = Vcc - 40 V to Vcc,  $T_a$  =  $-20^{\circ}C$  to + 75°C, unless otherwise noted.)

Item	Symbol	Pin	Min	Max	Unit	Test Condition	Note
Transfer Clock Cycle Time	t <sub>Scyc</sub>	SCK (Output)	1		t <sub>cyc</sub>		1. 2
Transfer Clock High, Low Level Width	tsckh tsckl	SCK (Output)	0.4		t <sub>cyc</sub>		1. 2
Transfer Clock Rise, Fall Time	tsckr tsckf	SCK (Output)		40	ns		1. 2
Transfer Clock Cycle Time	t <sub>Scyc</sub>	SCK (Input)	1		t <sub>cyc</sub>		1
Transfer Clock High, Low Level Width	tsckh tsckl	SCK (Input)	0.4		t <sub>cyc</sub>		1
Transfer Clock END Detect High Level Width	tsckhd	SCK (Input)	1		t <sub>cyc</sub>		1
Transfer Clock Rise, Fall Time	t <sub>SCKr</sub>	SCK (Input)		40	ns		1
Serial Output Data Delay Time	toso	so		300	ns		1. 2
Serial Input Data Set-up Time	tssı	SI	100		ns		1
Serial Input Data Hold Time	tusi	SI	200		ns		1

Note:

336

See figure 34
 See figure 35




Figure 30. Oscillator Circuit




Figure 31. Oscillator Timing




Figure 32. Interrupt Timing




Figure 33. Reset Timing

**@HITACHI** 

Hitachi America Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300




Figure 34. Timing Diagram of Serial Interface




Figure 35. Timing Load Circuit

T-49-19-04

# **HD404019 Electrical Characteristics**

DC Characteristics (Vcc = 3.5 V to 6 V, GND = 0 V,  $V_{\rm disp}$  =  $V_{\rm CC}$  - 40 V to  $V_{\rm CC}$ ,  $T_a$  = -20°C to + 75°C)

Item	Symbol	Pin	Min	Max	Unit	Test Condition	Note
Input High Voltage	V <sub>IH</sub>	RESET, SCK	0.8V <sub>CC</sub>	V <sub>CC</sub> + 0.3	V		
		SI	0.7V <sub>CC</sub>	V <sub>CC</sub> + 0.3	V		
		OSC <sub>1</sub>	V <sub>CC</sub> - 0.5	V <sub>CC</sub> + 0.3	V		
input Low Voltage	V <sub>IL</sub>	RESET, SCK	-0.3	0.2V <sub>CC</sub>	V		
		SI	-0.3	0.3V <sub>CC</sub>	٧		
		OSC <sub>1</sub>	-0.3	0.5	٧		
Output High Voltage	V <sub>OH</sub>	SCK, SO	V <sub>CC</sub> - 1.0		V	- I <sub>OH</sub> = 1.0 mA	
		_	V <sub>CC</sub> - 0.5		٧	- I <sub>OH</sub> = 0.5 mA	
Output Low Voltage	VoL	SCK, SO		0.4	V	l <sub>OL</sub> = 1.6 mA	
Input/Output Leakage Current	[Fig.]	RESET, SCK INTO, INTO, SI, SO, OSC1		1	μΑ	V <sub>in</sub> = 0 V to V <sub>CC</sub>	1
Current Dissipation in Active Mode	lcc	Vcc		TBD	mA	V <sub>CC</sub> = 5 V; f <sub>osc</sub> = 4 MHz, ÷ 4	2, 5



item	Symbol	Pin	Min	Max	Unit	Test Condition	Note
Current Dissipation in Standby Mode	I <sub>SBY</sub>	Vcc		TBD	mA	$V_{CC} = 5 \text{ V};$ $f_{OSC} = 4 \text{ MHz}, \div 4$	3, 5
Current Dissipation in Stop Mode	I <sub>stop</sub>	Vcc		TBD	μΑ	$V_{in}(\overline{TEST}) = V_{CC} - 0.3 \text{ V to}$ $V_{CC}$ ; $V_{in}(RESET) = 0 \text{ V to}$ 0.3  V	4
Stop Mode Retain Voltage	V <sub>stop</sub>	Vcc	2			<b>v</b>	

#### Notes:

- 1. Excluding pull-up MOS current and output buffer current.
  2. The MCU is in the reset state. Input/output current does not flow.

   MCU in reset state, operation mode

   RESET, TEST: Vcc

   Do-D3, R3-R9: Vcc

   D4-D15, R0-R2, RAo, RA1: Vdisp

  3. The timer/counter operates with the fastest clock. Input/output current does not flow.

   MCU in standby mode
  - · MCU in standby mode
  - · Input/output in reset state
  - · Serial interface: Stop
- Serial Interface: Stop
  RESET: GND
  TEST: V<sub>CC</sub>
  D<sub>0</sub>-D<sub>3</sub>, R3-R9: V<sub>CC</sub>
  D<sub>4</sub>-D<sub>15</sub>, R0-R2, RA<sub>0</sub>, RA<sub>1</sub>: V<sub>disp</sub>

  4. Excluding pull-down MOS current.
  5. When f<sub>oso</sub> = x MHz, estimate the current dissipation as follows: Max value @ x MHz = x/4 × (max value @ 4 MHz)

### **M**HITACHI

# T-49-19-04

Input/Output Characteristics for Standard Pins (Vcc = 3.5 V to 6 V, GND = 0 V,  $V_{\rm disp}$  = $V_{\rm CC}$  - 40 V to  $V_{\rm CC}$ ,  $T_a$  = -20°C to + 75°C)

İtem	Symbol	Pin	Min	Тур	· Max	Unit	Test Conditions	Note
Input High Voltage	VIH	D <sub>0</sub> -D <sub>3</sub> , R3-R5, R9	0.7V <sub>CC</sub>		V <sub>CC</sub> + 0.3	V		
Input Low Voltage	VIL	D <sub>0</sub> -D <sub>3</sub> , R3-R5, R9	-0.3		0.3V <sub>CC</sub>	V		
Output High Voltage	Voн	D <sub>0</sub> -D <sub>3</sub> , R3-R8	V <sub>CC</sub> - 1.0			V	-I <sub>OH</sub> = 1.0 mA	1
		D <sub>0</sub> -D <sub>3</sub> , R3-R8	V <sub>CC</sub> - 0.5			V	-I <sub>OH</sub> = 0.5 mA	1
Output Low Voltage	VoL	D <sub>0</sub> -D <sub>3</sub> , R3-R8			0.4	٧	I <sub>OL</sub> = 1.6 mA	
Input/Output Leakage Current	I <sub>IL</sub>	D <sub>0</sub> -D <sub>3</sub> , R3-R9			1	μΑ	Vin = 0 V to Vcc	2
Pull-Up MOS Current	-Ip	D <sub>0</sub> -D <sub>3</sub> , R3-R9	TBD	TBD	TBD	μА	V <sub>CC</sub> = 5 V, V <sub>in</sub> = 0 V	3

Notes:

- Applied to I/O pins with CMOS output selected by mask option.
   Pull-up MOS current and output buffer current are excluded.
   Applied to I/O pins with pull-up MOS selected by mask option.

**@HITACHI** 

# Input/Output Characteristics for High Voltage Pins ( $V_{CC}=3.5~V$ to 6 V, GND = 0 V, $V_{disp}=V_{CC}-40~V$ to $V_{CC}$ , $T_a=-20^{\circ}C$ to + 75°C)

item	Symbol	Pin	Min	Тур	Max	Unit	Test Conditions	Note
înput High Voltage	ViH	D <sub>4</sub> -D <sub>15</sub> , R0, R1, R2 RA <sub>0</sub> , RA <sub>1</sub>	0.7 V <sub>CC</sub>		V <sub>CC</sub> + 0.3	V		
Input Low Voltage	V <sub>IL</sub>	D <sub>4</sub> -D <sub>15</sub> , R0, R1, R2, RA <sub>0</sub> , RA <sub>1</sub>	V <sub>CC</sub> - 40		0.3 V <sub>CC</sub>	V		
Output High Voltage	Voн	D <sub>4</sub> -D <sub>15</sub>	V <sub>CC</sub> - 3.0			٧	$-I_{OH}$ =15 mA,V <sub>CC</sub> = 5 V ± 20%	
		-	V <sub>CC</sub> - 2.0			٧	- I <sub>OH</sub> =10 mA,V <sub>CC</sub> = 5 V ± 20%	
		•	V <sub>CC</sub> - 1.0			٧	- I <sub>OH</sub> = 4 mA	
		R0-R2	V <sub>CC</sub> - 3.0			٧	- I <sub>OH</sub> = 3 mA, V <sub>CC</sub> = 5 V ± 20%	
		•	V <sub>CC</sub> - 2.0			٧	$-I_{OH} = 2 \text{ mA}, V_{CC} = 5 \text{ V} \pm 20\%$	
		•	V <sub>CC</sub> - 1.0			٧	- I <sub>OH</sub> = 0.8 mA	
Output Low Voltage	Vol	D <sub>4</sub> -D <sub>15</sub> , R0-R2			V <sub>CC</sub> - 37	٧	$V_{\rm disp} = V_{\rm CC} - 40 \text{ V}$	1
		D <sub>4</sub> -D <sub>15</sub> , R0-R2			V <sub>CC</sub> - 37	٧	150 kΩ to V <sub>CC</sub> - 40 V	2
Input/Output Leakage Current		D <sub>4</sub> -D <sub>15</sub> , R0-R2, RA <sub>0</sub> , RA <sub>1</sub>			20	μΑ	V <sub>in</sub> = V <sub>CC</sub> - 40 V to V <sub>CC</sub>	3
Pull-Down MOS Current	[ <sup>d</sup>	D <sub>4</sub> -D <sub>15</sub> , R0-R2, RA <sub>0</sub> , RA <sub>1</sub>	TBD	TBD	TBD	μА	$V_{\text{disp}} = V_{\text{CC}} - 35 \text{ V},$ $V_{\text{in}} = V_{\text{CC}}$	4

Notes:

- Applied to I/O pins with pull-down MOS selected by mask option.
   Applied to I/O pins without pull-down MOS (PMOS open drain) selected by mask option.
   Pull-down MOS current and output buffer current are excluded.
   Applied to I/O pins with pull-down MOS selected by mask option.

**@HITACHI** 

T-49-19-04

AC Characteristics ( $V_{CC}=3.5~V$  to 6 V, GND = 0 V,  $V_{disp}=V_{CC}-40~V$  to  $V_{CC}$ ,  $T_a=-20^{\circ}C$  to + 75°C)

Item	Symbol	Pin	. Min	Тур	Max	Unit	Test Conditions	Note
Oscillation Frequency	fosc	OSC <sub>1</sub> , OSC <sub>2</sub>	0.2	4	4.5	MHz	divide by 4	
Instruction Cycle Time	t <sub>cyc</sub>		0.89	1	20	μS		
Oscillator Stabiliza- tion Time	tRC	OSC <sub>1</sub> , OSC <sub>2</sub>			20	ms		1
External Clock High, Low Level Width	tCPH,	OSC <sub>1</sub>	92			กร	divide by 4	2
External Clock Rise Time	t <sub>CPr</sub>	OSC <sub>1</sub>			20	ns		2
External Clock Fall Time	†CPf	OSC <sub>1</sub>		•	20	ns		2
INT O High Level Width	tioH	ĪNT <sub>0</sub>	2			t <sub>cyc</sub>		3
INT <sub>0</sub> Low Level Width	t <sub>IOL</sub>	ĪNT <sub>0</sub>	2	·		t <sub>cyc</sub>		3
INT 1 High Level Width	tин	ĪNT <sub>1</sub>	2			t <sub>cyc</sub>		3
INT 1 Low Level Width	tinL	INT <sub>1</sub>	2			t <sub>cyc</sub>		3
RESET High Level Width	trsth	RESET	2			t <sub>cyc</sub>		4
Input Capacitance	Cin	All pins			30	pF	f = 1 MHz, V <sub>in</sub> = 0 V	<del> </del>
RESET Fall Time	tastf		5.4		20	ms		4

#### Notes:

- Oscillator stabilization time is the time until the oscillator stabilizes after V<sub>CC</sub> reaches its
  minimum allowable voltage (3.5 V) after power-on, or after RESET goes high. At poweron or stop mode release, RESET must be kept high for at least t<sub>RC</sub>. Since t<sub>RC</sub> depends on
  the crystal or ceramic filter's circuit constant and stray capacitance, please get the
  manufacturer's advice when designing the RESET circuit. (See figure 36)
   See figure 37

- See figure 37.
   See figure 38.
   See figure 39.

**@HITACHI** 

# **Serial Interface Timing Characteristics**

 $(V_{CC} = 3.5 \text{ V to 6 V}, \text{ GND} = 0 \text{ V}, V_{disp} = V_{CC} - 40 \text{ V to } V_{CC}, T_a = -20^{\circ}\text{C to} + 75^{\circ}\text{C})$ 

Item	Symbol	Pin	Min	Max	Unit	Test Condition	Note
Transfer Clock Cycle Time	t <sub>Scyc</sub>	SCK (Output)	1		t <sub>cyc</sub>		1. <b>2</b>
Transfer Clock High, Low Level Width	tsckh tsckl	SCK (Output)	0.4		t <sub>cyc</sub>		1. 2
Transfer Clock Rise, Fall Time	tsckr tsckf	SCK (Output)		40	ns		1. 2
Transfer Clock Cycle Time	tScyc	SCK (input)	1		t <sub>cyc</sub>		1
Transfer Clock High, Low Level Width	tsckh tsckr	SCK (Input)	0.4		t <sub>cyc</sub>		1
Transfer Clock END Detect High Level Width	†SCKHD	SCK (Input)	1		t <sub>cyc</sub>		1
Transfer Clock Rise, Fall Time	tsckr tsckf	SCK (Input)		40	ns		1
Serial Output Data Delay Time	toso	so		300	ns		1. 2
Serial Input Data Set-up Time	tssı	SI	100		ns		1
Serial Input Data Hold Time	tHSI	SI	200		ns		1

Notes:

- 1. See figure 40.
- 2. See figure 41.

( HITACHI

344

# T-49-19-04




Figure 36. Oscillator Circuit




Figure 37. Oscillator Timing




Figure 38. Interrupt Timing




Figure 39. Reset Timing

**@HITACHI** 




Figure 40. Timing Diagram of Serial Interface




Figure 41. Timing Load Circuit

### **Programming Electrical Characteristics for HD4074019** Write and Verify Mode

T-49-19-04

DC Characteristics (V<sub>CC</sub> = 6 V  $\pm$  0.25 V, V<sub>PP</sub> = 12.5 V  $\pm$  0.3 V, V<sub>SS</sub> = 0 V, T<sub>a</sub> = 25°C  $\pm$  5°C, unless otherwise noted)

Item		Symbol	Min Typ	Max	Unit	<b>Test Condition</b>
Input high voltage	$O_0-O_7$ , $A_0-A_{14}$ , $\overline{OE}$ , $\overline{CE}$	V <sub>IH</sub>	2.2	V <sub>CC</sub> +0.3	٧	
input low voltage	$O_0-O_7$ , $A_0-A_{14}$ , $\overline{OE}$ , $\overline{CE}$	V <sub>IL</sub>	-0.3	0.8	٧	
Output high voltage	O <sub>0</sub> O <sub>7</sub>	Voн	2.4		V	I <sub>OH</sub> = -200 μA
Output low voltage	00-07	VoL		0.4	٧	I <sub>OL</sub> =1.6 mA
Input leakage current	O <sub>0</sub> -O <sub>7</sub> , A <sub>0</sub> -A <sub>14</sub> , OE, CE	Hul		2	μΑ	V <sub>in</sub> =5.25 V/0.5 V
V <sub>CC</sub> current		Icc		30	mA	
V <sub>PP</sub> current		IPP		40	mA	

AC Characteristics ( $V_{CC}=6~V~\pm~0.25~V,~V_{PP}=12.5~V~\pm~0.3~V,~T_a=25^{\circ}C~\pm~5^{\circ}C,~unless~otherwise~noted$ )

; 2	2			μS	E: 40	
				μο	Fig. 42	
	2			μs		
t <sub>DS</sub> 2 t <sub>AH</sub> 0	2			μS		
	)			μs	Timing reference level	
4 2	2			μS	input: 1.0 V, 2.0 V output: 0.8 V, 2.0 V	
:			130	ns		
es 2	2			μ\$		
v C	0.95	1.0	1.05	ms		
<sub>W</sub> 2	2.85		78.75	ms	•	
cs 2	2			μS	•	
. C	)		500	ns	•	
	is a second of the second of t	2 0 0 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	2	2 130 2 130 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	2	

**©**HITACHI




Figure 42. PROM Programming/Verify Timing

(1) HITACHI

Hitachi America Ltd. • Hitachi Piaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300

### Read Mode

DC Characteristics (Vcc = 5 V  $\pm$  10%, Vpp = Vcc  $\pm$  0.6 V, Ta = 25°C  $\pm$  5°C, unless otherwise noted)

Item	Symbol	Min	Тур	Max	Unit	Test Condition
Input Leakage Current	l <sub>Ll</sub>			1	μА	$V_{CC} = 5.5 \text{ V}, V_{in} = \text{GND to } V_{CC}$
Output Leakage Current	ILO			1	μΑ	$V_{CC} = 5.5 \text{ V}, V_{out} = \text{GND to } V_{CC}$
Program Current	Ірр		1	100	μА	$V_{PP} = V_{CC} + 0.6 V$
Current Dissipation Active Mode	Icc			30	mA	
Input Voltage	V <sub>IL</sub>	-0.3		0.8	٧	
	ViH	2.2		V <sub>CC</sub> +0.3	٧	
Output Voltage	Vol			0.40	٧	I <sub>OL</sub> = 1.6 mA
	Vон	2.4			V	$I_{OH} = -200 \mu\text{A}$

AC Characteristics (Vcc = 5 V  $\pm$  10%, Vpp = Vcc  $\pm$  0.6 V, Ta = 25°C  $\pm$  5°C, unless otherwise noted)

Item	Symbo	Min	Max	Unit	Test Condition	Note
Access Time	tacc	•	500	ns	$\overline{CE} = \overline{OE} = V_{IL}$	
CE Output Delay Time	t <sub>CE</sub>		500	ns	OE = VIL	
OE Output Delay Time	toe	10	150	ns	CE = VIL	
Output Disable Delay Time	t <sub>DF</sub>	0	105	ns	CE = V <sub>IL</sub>	1
Data Output Hold Time	toH	0 -		пѕ	$\overrightarrow{CE} = \overrightarrow{OE} = V_{IL}$	

Note: 1. tor is defined when output becomes open because output level cannot be defined.




Figure 44. PROM Read Timing

# T-49-19-04

# HD404019/HD4074019

HD404019 MASK OPTION LIST

Please enter check marks in ☐ (■, x, √).

Date of Order	
Customer	
Dept.	
Name	
ROM Code Name	
LSI Type Number (Hitachi's entry)	

(1) I/O Option

Note (I/O options masked by ☑ are not available.)

	PIN		NPUT/OUTPUT		1/0	ОРТ	ION			PIN	Τ	INDUT/OUTOUT	I/O OPTION					
				Α	В	С	D	Ę		LIM		INPUT/OUTPUT		В	С	D	E	
Do		3	Input/Output							R3 <sub>0</sub>	Τ	Input/Output			Г			
Dı		Standard Pins	Input/Output		-				R3	R31	1	Input/Output						
D <sub>2</sub>		tand	Input/Output						Н3	R3 <sub>2</sub>	1	Input/Output						
D3		ļ°	Input/Output							R3 <sub>3</sub>		Input/Output		-	T			
D4			Input/Output							R40		Input/Output						
D <sub>6</sub>			Input/Output						١	R41		Input/Output	Γ					
De			Input/Output						R4	R42		Input/Output		-				
D7		∞	Input/Output						]	R43	1	Input/Output						
Dε		e Pins	Input/Output							R50	1	Input/Output						
Dg		/oltag	Input/Output						R5	R51		Input/Output						
Dio	)	High Voltage	Input/Output					-	K6	R52	-	Input/Output						
Dii		_	Input/Output							R63		Input/Output						
D <sub>12</sub>			Input/Output							R6 <sub>0</sub>	Pins	Input/Output						
D <sub>13</sub>			Input/Output						R6	R6 <sub>1</sub>	Standard	Input/Output			Γ			
D <sub>14</sub>			Input/Output						no		Sta	Input/Output	П					
D <sub>15</sub>			Input/output							R63		Input/Output						
										R70		Input/Output						
			·	******	· · · · · · · · · · · · · · · · · · ·				87	R71		Input/Output		Ť.				
	RO <sub>0</sub>		Input/Output						11.7	R72		Input/Output						
RO	RO <sub>1</sub>		Input/Output					_ ]		R73		Input/Output						
	RO <sub>2</sub>		Input/Output							R80		Input/Output						
	RO <sub>3</sub>		Input/Output						R8	R81		Input/Output						
	R1 <sub>0</sub>	Pins	Input/Output							R82		Input/Output						
R1	R11	Voltage	Input/Output							R83		Input/Output						
	R12	N V	Input/Output							R9o		Input						
	R13	Ę	Input/Output						R9	R91		Input						
	R2o		Input/Output						110	R92		Input		·				
R2	R21		Input/Output							R93		Input						
	R2 <sub>2</sub>		Input/Output						RA	RA₀		Input						
	R23	$\perp$	Input/Output							RAı	* 3*	Input		Plea on R	Se M	ark desp		

Please enter "0" in applicable item for I/O option selection.

A; Without Pull-up MOS (NMOS Open Drain)

C; CMOS (not be used as Input)

D; Without Pull-down MOS (PMOS Open Drain)

E; With Pull-down MOS

E; With Pull-down MOS

# **@HITACHI**

HD404019/HD4074019	T-49-19-04	
(2) RA <sub>1</sub> /V <sub>disp</sub>	(3) Package	
RA1/V <sub>diap</sub>	Package	
RA1: Without Pull-down MOS (D)	DP-64S (shrink package)	
☐ Vdisp	[] FP-64B	
<ul> <li>Please enter check marks (■, X, √) in applicable item.</li> </ul>	<ul> <li>Please enter check marks (■, X, ✓) in applicable item.</li> </ul>	<del></del>
Note) RA1/V <sub>dep</sub> has to be selected as V <sub>dep</sub> pin even if one	e high voltage pin is specified as "E".	
(4) Divider (DIV)	(5) ROM Code Media	
Clock divide ratio	ROM Code Media	•
Divided-by-4	17 FPROM: Emulator Type	

☐ EPROM: EPROM On-Package Microcomputer Type

(A) Oscillator (CPG option)

CPG		Ceramic Filter
option	П	Crystal
	Ш	External Clock

Check List of Application

Please enter check marks (■, X, ∨) in applicable item.

**@HITACHI**