(LCD Driver with 80-Channel Outputs)

# **HITACHI**

# **Description**

The HD61100A is a driver LSI for liquid crystal display systems. It receives serial display data from a display control LSI, HD61830, etc., and generates liquid crystal driving signals.

It has liquid crystal driving outputs which correspond to internal 80-bit flip/flops. Both static drive and dynamic drive are possible according to the combination of transfer clock frequency and latch clock frequency.

#### **Features**


- Liquid crystal display driver with serial/parallel conversion function
- Internal liquid crystal display driver: 80 drivers
- Display duty cycle
   Any duty cycle is selectable according to combination of transfer clock and latch clock
- Data transfer rate: 2.5 MHz max.
- · Power supply
  - V<sub>CC</sub>: +5.0 V  $\pm$  10% (internal logic)
  - V<sub>CC</sub>-V<sub>EE</sub>: 5.5 to 17.0 V (liquid crystal display driver circuit)
- Liquid crystal driving level: 17.0 V max.
- CMOS process

## **Ordering Information**

Type No.	Package
HD61100A	100-pin plastic QFP (FP-100)




# **Pin Arrangement**



180

# **Block Diagram**



#### **Block Function**

#### **Liquid Crystal Display Driver Circuit**

The combination of the data from the latch circuit 2 and M signal causes one of the 4 liquid crystal driver levels, V1, V2, V3 and V4 to be output.

#### 80-Bit Latch Circuit 2

The data from latch circuit 1 is latched at the fall of CL1 and output to liquid crystal display driver circuit.

#### S/P

Serial/parallel conversion circuit which converts 1-bit data into 4-bit data. When SHL is "L" level, data from DL is converted into 4-bit data and transferred to the latch circuit 1. In this case, don't connect any lines to terminal DR which is in the output status.

When SHL is "H" level, input data from terminal DR without connecting any lines to terminal DL.

#### 80-Bit Latch Circuit 1

The 4-bit data is latched at  $\emptyset 1$  to  $\emptyset 20$  and output to latch circuit 2. When SHL is "L" level, the data from DL are latched one in order of  $1 \rightarrow 2 \rightarrow 3 \rightarrow$  ... 80 of each latch. When SHL is "H" level, they are latched in a reverse order  $(80 \rightarrow 79 \rightarrow 78 \rightarrow ... 1)$ .

#### Selector

The selector decodes output signals from the counter and generates latch clock ø1 to ø20. When the LSI is not active, ø1 to ø20 are not generated, so the data at latch circuit 1 is stored even if input data (DL, DR) changes.

#### **Control Circuit**

Controls operation: When E—F/F (enable F/F) indicates "1", S/P conversion is started by inputting "L" level to  $\overline{E}$ . After 80-bit data has been all converted,  $\overline{CAR}$  output turns into "L" level and E—F/F is reset to "0", and consequently the conversion stops. E—F/F is RS flip-flop circuit which gives priority to SET over RESET and is set at "H" level of CL1.

Counter consists of 7 bits, and the output signals of upper 5 bits are transferred to the selector.  $\overline{CAR}$  signal turns into "H" level at the rise of CL1 and the number of bit which can be S/P-converted increases by connecting  $\overline{CAR}$  terminal with  $\overline{E}$  terminal of the next HD61100A.

182

# **Terminal Functions Description**


Terminal Name	Number of Terminals	I/O	Connected to	Functions	<b>;</b>				
V <sub>CC</sub> GND V <sub>EE</sub>	1 1 1		Power supply		D: Power sup : Power supp				
$V_{1L}-V_{4L}$	8		Power	Power supply for liquid crystal drive.					
V <sub>1R</sub> -V <sub>4R</sub>			supply	$V_{1L}$ ( $V_{1R}$ ), $V_{2L}$ ( $V_{2R}$ ): Selection level $V_{3L}$ ( $V_{3R}$ ), $V_{4L}$ ( $V_{4R}$ ): Non-selection level					
							and $V_{1R}$ ( $V_{2L}$ & $V_{2R}$ , the same voltages.		
Y1-Y80	80	0	LCD	Liquid crys	tal driver out	outs.			
				Selects on	e of the 4 lev	els, V1, V2	, V3, and V4.		
				Relation and follows:	mong output	level, M and	d display data (D) is as		
					M	1	0		
					D	1 0 1	0		
					Output evel	V1   V3   V2	2 V4		
M	1	I	Controller	Switch sign	nal to convert	liquid crys	tal drive waveform into		
CL1	1	I	Controller	Latch clock	k of display d	ata (fall edg	ge trigger).		
							oonding to the display the fall of CL1.		
CL2	1	I	Controller	Shift clock	of display da	ta (D).			
				Falling edg	ge trigger.				
DL, DR	2	I/O	Controller	Input of se	rial display d	ata (D).			
				(D)	Liquid Cry Driver Out		Liquid Crystal Display		
				1 (high)	Selection le	evel	On		
				0 (low)	Non-select	ion level	Off		
				I/O status level.	of DL and DR	terminals	depends on SHL input		
				SHL	DL	DR			
				High	0	I			
				Low	I	0			

Terminal Name	Number of Terminals	I/O	Connected to	Functi	ons				
SHL	1	I	V <sub>CC</sub> or GND	Selects	s a shift	direction	of seria	l data	
				When the serial data (D) is input in order of D1 $\rightarrow$ $\rightarrow$ D80, the relations between the data (D) and output are as follows.					
				SHL	Y1	Y2	Y3		Y80
				Low	D1	D2	D3		D80
				High	D80	D79	D78		D1
				the out	put state SHL is h	Э.			en DL and DR
Ē	1	I	GND or the	Contro	Is the S/	P conve	rsion.		
			terminal CAR of the HD61100A	The operation stops when $\overline{E}$ is high, and the S/P conversion starts when $\overline{E}$ is low.					
CAR	1	0	Input terminal E of the HD61100A	Used for cascade connection with the HD61100A to increase the number of bits which can be S/P converted.					
FCS	1	I	GND	Input terminal for test.					
				Conne	ct to GN	D.			

# Operation of the HD61100A

The following describes an LCD panel with  $64 \times 240$  dots on which characters are displayed with 1/64 duty cycle dynamic drive. Figure 1 is an

example of liquid crystal display and connection to HD61100A's. Figure 2 is a time chart of HD61100A I/O signals.



Cascade three HD61100As. Input data to the terminal DL of No. 1, No. 2, and No. 3. Connect  $\overline{E}$  of No. 1 to GND. Don't connect any lines to  $\overline{CAR}$  of No. 3. Connect common signal terminals (COM1–COM64) to X1–X64 of common driver HD61103A. (m, n) in LCD panel is the address corresponding to each dot. Timing chart for the example of connection, DL input (m, n) in this figure is the data that corresponds to each address (m, n) of LCD panel.

Figure 1 LCD Driver with  $64 \times 240$  Dots




Figure 2 HD61100A Timing Chart

### **Application Examples**

# An Example of 128 × 240 Dot Liquid Crystal Display (1/64 Duty Cycle)

The liquid crystal panel (figure 3) is divided into upper and lower parts. These two parts are driven separately. HD61100As No. 1 to No. 3 drive the upper half. Serial data, which are input from the DATA(1) terminal, appear at  $Y_1 \rightarrow Y_2 \rightarrow ... Y_{80}$  terminal of No. 1, then at  $Y_1 \rightarrow Y_2 \rightarrow ... Y_{80}$  of No. 2 and then at  $Y_1 \rightarrow Y_2 \rightarrow ... Y_{80}$  of No. 3 in the order in which they were input (in the case of

SHL = low). HD61100As No. 4 to No. 6 drive the lower half. Serial data, which are input from the DATA(2) terminal, appear at  $Y_{80} \rightarrow Y_{79} \rightarrow ... Y_1$  of No. 4, then at  $Y_{80} \rightarrow Y_{79} \rightarrow ... Y_1$  of No. 5 and then  $Y_{80} \rightarrow Y_{79} \rightarrow ... Y_1$  of No. 6 in the order in which they were input (in the case of SHL = high). As shown in this example, PC board for display divided into upper and lower half can be easily designed by using SHL terminal effectively.




Figure 3  $128 \times 240$  Dot Liquid Crystal Display

# Example of $64 \times 150$ Dot Liquid Crystal Display (1/64 Duty Cycle, SHL = Low)

4-bit parallel process is used in this LSI to lessen the power dissipation.

Thus, the sum of the dots in horizontal direction should be multiple of 4.

If not, as this example (figure 4), consideration is needed for input signals (figure 5).

As the sum of dots in lateral direction is 150, 2 more dummy data bits are transferred ( $152 = 4 \times 38$ ).

Dummy data, which is output from Y71 and Y72 of No. 2, can be either 0 or 1 because these terminals do not connect with the liquid crystal display panel.




Figure 4 64×150 Dot Liquid Crystal Display




Figure 5 Input Dots, 150 Horizontal Dots

# **Absolute Maximum Ratings**

Item	Symbol	Value	Unit	Note
Supply voltage (1)	V <sub>CC</sub>	-0.3 to +7.0	V	2
Supply voltage (2)	$V_{EE}$	$V_{CC}$ – 19.0 to $V_{CC}$ + 0.3	V	
Terminal voltage (1)	V <sub>T1</sub>	$-0.3$ to $V_{CC} + 0.3$	V	2, 3
Terminal voltage (2)	$V_{T2}$	$V_{EE}$ – 0.3 to $V_{CC}$ + 0.3	V	4
Operating temperature	T <sub>opr</sub>	-20 to +75	°C	
Storage temperature	T <sub>stg</sub>	-55 to +125	°C	

- Notes: 1. LSIs may be permanently destroyed if used beyond the absolute maximum ratings. In ordinary operation, it is desirable to use them within the limits of electrical characteristics, because using it beyond these conditions may cause malfunction and poor reliability.
  - 2. All voltage values are referred to GND = 0 V.
  - 3. Applies to input terminals, FCS, SHL, CL1, CL2, DL, DR, E, and M.
  - 4. Applies to  $V_{1L}$ ,  $V_{1R}$ ,  $V_{2L}$ ,  $V_{2R}$ ,  $V_{3L}$ ,  $V_{3R}$ ,  $V_{4L}$  and  $V_{4R}$ . Must maintain:

$$V_{CC} \ge V_{1L} = V_{1R} \ge V_{3L} = V_{3R} \ge V_{4L} = V_{4R} \ge V_{2L} = V_{2R} \ge V_{EE}.$$

Connect a protection resistor of 15  $\Omega$  ± 10% to each terminals in series.

### **Electrical Characteristics**

**DC Characteristics** ( $V_{CC} = 5 \text{ V} \pm 10\%$ , GND = 0 V,  $V_{CC} - V_{EE} = 5.5 \text{ to } 17 \text{ V}$ ,  $Ta = -20 \text{ to } +75^{\circ}\text{C}$ )

Item	Symbol	Min	Тур	Max	Unit	<b>Test Condition</b>	Note
Input high voltage	V <sub>IH</sub>	$0.7 \times V_{CC}$	_	V <sub>CC</sub>	V		1
Input low voltage	$V_{IL}$	0	_	$0.3 \times V_{CC}$	V		1
Output high voltage	V <sub>OH</sub>	V <sub>CC</sub> - 0.4	_	_	V	I <sub>OH</sub> = -400 μA	2
Output low voltage	V <sub>OL</sub>	_	_	0.4	V	I <sub>OL</sub> = +400 μA	2
Driver resistance	R <sub>ON</sub>	_	_	7.5	kΩ	V <sub>EE</sub> = -10 V, load current = 100 μA	3
Input leakage current	I <sub>IL1</sub>	<b>–</b> 1	_	+1	μΑ	$V_{IN} = 0$ to $V_{CC}$	1
Input leakage current	I <sub>IL2</sub>	-2	_	+2	μΑ	$V_{IN} = V_{EE}$ to $V_{CC}$	4
Dissipation current (1)	$I_{GND}$	_	_	1.0	mΑ		5
Dissipation current (2)	I <sub>EE</sub>	_	_	0.1	mA		5

Notes: 1. Applies to CL1, CL2, FCS, SHL, E, M, DL, and DR.

- 2. Applies to DL, DR, and  $\overline{CAR}$ .
- 3. Applies to Y1-Y80.
- 4. Applies to  $V_{1L}$ ,  $V_{1R}$ ,  $V_{2L}$ ,  $V_{2R}$ ,  $V_{3L}$ ,  $V_{3R}$ ,  $V_{4L}$ , and  $V_{4R}$ .
- 5. Specified when display data is transferred under following conditions:

CL2 frequency f<sub>CP2</sub> = 2.5 MHz (data transfer rate)

CL1 frequency f<sub>CP1</sub> = 4.48 kHz (data latch frequency)

M frequency  $f_M = 35 \text{ Hz}$  (frame frequency/2)

Specified when  $V_{IH} = V_{CC}$ ,  $V_{IL} = GND$  and no load on outputs.

I<sub>GND</sub>: currents between V<sub>CC</sub> and GND.

 $I_{EE}$ : currents between  $V_{CC}$  and  $V_{EE}$ .

AC Characteristics (V $_{CC}=5$  V  $\pm$  10%, GND =0 V, V $_{CC}-V_{EE}=5.5$  to 17 V, Ta =-20 to  $+75^{\circ}C$  )

Item	Symbol	Min	Тур	Max	Unit	<b>Test Condition</b>	Note
Clock cycle time	t <sub>CYC</sub>	400	_	_	ns		
Clock high level width	t <sub>CWH</sub>	150	_	_	ns		
Clock low level width	$t_{CWL}$	150	_	_	ns		
Clock setup time	t <sub>SCL</sub>	100	_	_	ns		
Clock hold time	t <sub>HCL</sub>	100	_	_	ns		
Clock rise/fall time	$t_{Ct}$	_	_	30	ns		
Clock phase different time	t <sub>CL</sub>	100	_	_	ns		
Data setup time	t <sub>DSU</sub>	80	_	_	ns		
Data hold time	t <sub>DH</sub>	100	_	_	ns		
E setup time	t <sub>ESU</sub>	200	_	_	ns		
Output delay time	t <sub>DCAR</sub>	_	_	300	ns		1
M phase difference time	t <sub>CM</sub>	_	_	300	ns		

Note: 1. The following load circuits are connected for specification:

