

HD61100A

(LCD Driver with 80-Channel Outputs)

HITACHI

Description

The HD61100A is a driver LSI for liquid crystal display systems. It receives serial display data from a display control LSI, HD61830, etc., and generates liquid crystal driving signals.

It has liquid crystal driving outputs which correspond to internal 80-bit flip/flops. Both static drive and dynamic drive are possible according to the combination of transfer clock frequency and latch clock frequency.


Features

- Liquid crystal display driver with serial/parallel conversion function
- Internal liquid crystal display driver: 80 drivers
- Display duty cycle
Any duty cycle is selectable according to combination of transfer clock and latch clock
- Data transfer rate: 2.5 MHz max.
- Power supply
 - V_{CC} : +5.0 V \pm 10% (internal logic)
 - $V_{CC}-V_{EE}$: 5.5 to 17.0 V (liquid crystal display driver circuit)
- Liquid crystal driving level: 17.0 V max.
- CMOS process

Ordering Information


Type No.	Package
HD61100A	100-pin plastic QFP (FP-100)

Pin Arrangement



(Top view)

Block Diagram



Block Function

Liquid Crystal Display Driver Circuit

The combination of the data from the latch circuit 2 and M signal causes one of the 4 liquid crystal driver levels, V1, V2, V3 and V4 to be output.

80-Bit Latch Circuit 2

The data from latch circuit 1 is latched at the fall of CL1 and output to liquid crystal display driver circuit.

S/P

Serial/parallel conversion circuit which converts 1-bit data into 4-bit data. When SHL is "L" level, data from DL is converted into 4-bit data and transferred to the latch circuit 1. In this case, don't connect any lines to terminal DR which is in the output status.

When SHL is "H" level, input data from terminal DR without connecting any lines to terminal DL.

80-Bit Latch Circuit 1

The 4-bit data is latched at $\phi 1$ to $\phi 20$ and output to latch circuit 2. When SHL is "L" level, the data from DL are latched one in order of $1 \rightarrow 2 \rightarrow 3 \rightarrow \dots \rightarrow 80$ of each latch. When SHL is "H" level, they are latched in a reverse order ($80 \rightarrow 79 \rightarrow 78 \rightarrow \dots \rightarrow 1$).

Selector

The selector decodes output signals from the counter and generates latch clock $\phi 1$ to $\phi 20$. When the LSI is not active, $\phi 1$ to $\phi 20$ are not generated, so the data at latch circuit 1 is stored even if input data (DL, DR) changes.

Control Circuit

Controls operation: When E—F/F (enable F/F) indicates "1", S/P conversion is started by inputting "L" level to \bar{E} . After 80-bit data has been all converted, \overline{CAR} output turns into "L" level and E—F/F is reset to "0", and consequently the conversion stops. E—F/F is RS flip-flop circuit which gives priority to SET over RESET and is set at "H" level of CL1.

Counter consists of 7 bits, and the output signals of upper 5 bits are transferred to the selector. \overline{CAR} signal turns into "H" level at the rise of CL1 and the number of bit which can be S/P-converted increases by connecting \overline{CAR} terminal with \bar{E} terminal of the next HD61100A.

Terminal Functions Description

Terminal Name	Number of Terminals	I/O	Connected to	Functions																		
V _{CC}	1		Power supply	V _{CC} – GND: Power supply for internal logic																		
GND	1			V _{CC} – V _{EE} : Power supply for LCD drive circuit																		
V _{EE}	1																					
V _{1L} –V _{4L} V _{1R} –V _{4R}	8		Power supply	<p>Power supply for liquid crystal drive.</p> <p>V_{1L} (V_{1R}), V_{2L} (V_{2R}): Selection level V_{3L} (V_{3R}), V_{4L} (V_{4R}): Non-selection level</p> <p>Power supplies connected with V_{1L} and V_{1R} (V_{2L} & V_{2R}, V_{3L} & V_{3R}, V_{4L} & V_{4R}) should have the same voltages.</p>																		
Y1–Y80	80	O	LCD	<p>Liquid crystal driver outputs.</p> <p>Selects one of the 4 levels, V1, V2, V3, and V4.</p> <p>Relation among output level, M and display data (D) is as follows:</p>																		
				<p style="text-align: center;"> M 1 0 </p> <p style="text-align: center;"> D 1 0 1 0 </p> <p style="text-align: center;"> Output level V1 V3 V2 V4 </p>																		
M	1	I	Controller	Switch signal to convert liquid crystal drive waveform into AC.																		
CL1	1	I	Controller	<p>Latch clock of display data (fall edge trigger).</p> <p>Liquid crystal driver signals corresponding to the display data are output synchronized with the fall of CL1.</p>																		
CL2	1	I	Controller	<p>Shift clock of display data (D).</p> <p>Falling edge trigger.</p>																		
DL, DR	2	I/O	Controller	<p>Input of serial display data (D).</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 15%;">(D)</th> <th style="width: 45%;">Liquid Crystal Driver Output</th> <th style="width: 40%;">Liquid Crystal Display</th> </tr> </thead> <tbody> <tr> <td>1 (high)</td> <td>Selection level</td> <td>On</td> </tr> <tr> <td>0 (low)</td> <td>Non-selection level</td> <td>Off</td> </tr> </tbody> </table> <p>I/O status of DL and DR terminals depends on SHL input level.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 20%;">SHL</th> <th style="width: 20%;">DL</th> <th style="width: 20%;">DR</th> </tr> </thead> <tbody> <tr> <td>High</td> <td>O</td> <td>I</td> </tr> <tr> <td>Low</td> <td>I</td> <td>O</td> </tr> </tbody> </table>	(D)	Liquid Crystal Driver Output	Liquid Crystal Display	1 (high)	Selection level	On	0 (low)	Non-selection level	Off	SHL	DL	DR	High	O	I	Low	I	O
(D)	Liquid Crystal Driver Output	Liquid Crystal Display																				
1 (high)	Selection level	On																				
0 (low)	Non-selection level	Off																				
SHL	DL	DR																				
High	O	I																				
Low	I	O																				

HD61100A

Terminal Name	Number of Terminals	I/O	Connected to	Functions																		
SHL	1	I	V _{CC} or GND	<p>Selects a shift direction of serial data.</p> <p>When the serial data (D) is input in order of D1 → ... → D80, the relations between the data (D) and output Y are as follows.</p> <table border="1"> <thead> <tr> <th>SHL</th> <th>Y1</th> <th>Y2</th> <th>Y3</th> <th>...</th> <th>Y80</th> </tr> </thead> <tbody> <tr> <td>Low</td> <td>D1</td> <td>D2</td> <td>D3</td> <td>...</td> <td>D80</td> </tr> <tr> <td>High</td> <td>D80</td> <td>D79</td> <td>D78</td> <td>...</td> <td>D1</td> </tr> </tbody> </table> <p>When SHL is low, data is input from the terminal DL. No lines should be connected to the terminal DR, as it is in the output state.</p> <p>When SHL is high, the relation between DL and DR reverses.</p>	SHL	Y1	Y2	Y3	...	Y80	Low	D1	D2	D3	...	D80	High	D80	D79	D78	...	D1
SHL	Y1	Y2	Y3	...	Y80																	
Low	D1	D2	D3	...	D80																	
High	D80	D79	D78	...	D1																	
\bar{E}	1	I	GND or the terminal \bar{CAR} of the HD61100A	<p>Controls the S/P conversion.</p> <p>The operation stops when \bar{E} is high, and the S/P conversion starts when \bar{E} is low.</p>																		
\bar{CAR}	1	O	Input terminal \bar{E} of the HD61100A	<p>Used for cascade connection with the HD61100A to increase the number of bits which can be S/P converted.</p>																		
FCS	1	I	GND	<p>Input terminal for test.</p> <p>Connect to GND.</p>																		

Operation of the HD61100A

The following describes an LCD panel with 64 × 240 dots on which characters are displayed with 1/64 duty cycle dynamic drive. Figure 1 is an

example of liquid crystal display and connection to HD61100A's. Figure 2 is a time chart of HD61100A I/O signals.




Figure 1 LCD Driver with 64 × 240 Dots




Figure 2 HD61100A Timing Chart

Application Examples

An Example of 128 × 240 Dot Liquid Crystal Display (1/64 Duty Cycle)

The liquid crystal panel (figure 3) is divided into upper and lower parts. These two parts are driven separately. HD61100As No. 1 to No. 3 drive the upper half. Serial data, which are input from the DATA(1) terminal, appear at Y₁ → Y₂ → ... Y₈₀ terminal of No. 1, then at Y₁ → Y₂ → ... Y₈₀ of No. 2 and then at Y₁ → Y₂ → ... Y₈₀ of No. 3 in the order in which they were input (in the case of

SHL = low). HD61100As No. 4 to No. 6 drive the lower half. Serial data, which are input from the DATA(2) terminal, appear at Y₈₀ → Y₇₉ → ... Y₁ of No. 4, then at Y₈₀ → Y₇₉ → ... Y₁ of No. 5 and then Y₈₀ → Y₇₉ → ... Y₁ of No. 6 in the order in which they were input (in the case of SHL = high). As shown in this example, PC board for display divided into upper and lower half can be easily designed by using SHL terminal effectively.




Figure 3 128 × 240 Dot Liquid Crystal Display

HD61100A

Example of 64 × 150 Dot Liquid Crystal Display (1/64 Duty Cycle, SHL = Low)

4-bit parallel process is used in this LSI to lessen the power dissipation.

Thus, the sum of the dots in horizontal direction should be multiple of 4.

If not, as this example (figure 4), consideration is needed for input signals (figure 5).

As the sum of dots in lateral direction is 150, 2 more dummy data bits are transferred ($152 = 4 \times 38$).

Dummy data, which is output from Y71 and Y72 of No. 2, can be either 0 or 1 because these terminals do not connect with the liquid crystal display panel.




Figure 4 64 × 150 Dot Liquid Crystal Display




Figure 5 Input Dots, 150 Horizontal Dots

Absolute Maximum Ratings

Item	Symbol	Value	Unit	Note
Supply voltage (1)	V_{CC}	-0.3 to +7.0	V	2
Supply voltage (2)	V_{EE}	$V_{CC} - 19.0$ to $V_{CC} + 0.3$	V	
Terminal voltage (1)	V_{T1}	-0.3 to $V_{CC} + 0.3$	V	2, 3
Terminal voltage (2)	V_{T2}	$V_{EE} - 0.3$ to $V_{CC} + 0.3$	V	4
Operating temperature	T_{opr}	-20 to +75	°C	
Storage temperature	T_{stg}	-55 to +125	°C	

- Notes:
- LSIs may be permanently destroyed if used beyond the absolute maximum ratings. In ordinary operation, it is desirable to use them within the limits of electrical characteristics, because using it beyond these conditions may cause malfunction and poor reliability.
 - All voltage values are referred to GND = 0 V.
 - Applies to input terminals, FCS, SHL, CL1, CL2, DL, DR, E, and M.
 - Applies to V_{1L} , V_{1R} , V_{2L} , V_{2R} , V_{3L} , V_{3R} , V_{4L} and V_{4R} . Must maintain:
 $V_{CC} \geq V_{1L} = V_{1R} \geq V_{3L} = V_{3R} \geq V_{4L} = V_{4R} \geq V_{2L} = V_{2R} \geq V_{EE}$.
 Connect a protection resistor of $15 \Omega \pm 10\%$ to each terminals in series.

Electrical Characteristics

DC Characteristics ($V_{CC} = 5\text{ V} \pm 10\%$, $GND = 0\text{ V}$, $V_{CC} - V_{EE} = 5.5\text{ to }17\text{ V}$, $T_a = -20\text{ to }+75^\circ\text{C}$)

Item	Symbol	Min	Typ	Max	Unit	Test Condition	Note
Input high voltage	V_{IH}	$0.7 \times V_{CC}$	—	V_{CC}	V		1
Input low voltage	V_{IL}	0	—	$0.3 \times V_{CC}$	V		1
Output high voltage	V_{OH}	$V_{CC} - 0.4$	—	—	V	$I_{OH} = -400\ \mu\text{A}$	2
Output low voltage	V_{OL}	—	—	0.4	V	$I_{OL} = +400\ \mu\text{A}$	2
Driver resistance	R_{ON}	—	—	7.5	k Ω	$V_{EE} = -10\text{ V}$, load current = 100 μA	3
Input leakage current	I_{IL1}	-1	—	+1	μA	$V_{IN} = 0\text{ to }V_{CC}$	1
Input leakage current	I_{IL2}	-2	—	+2	μA	$V_{IN} = V_{EE}\text{ to }V_{CC}$	4
Dissipation current (1)	I_{GND}	—	—	1.0	mA		5
Dissipation current (2)	I_{EE}	—	—	0.1	mA		5

Notes: 1. Applies to CL1, CL2, FCS, SHL, \bar{E} , M, DL, and DR.

2. Applies to DL, DR, and \bar{CAR} .

3. Applies to Y1–Y80.

4. Applies to V_{1L} , V_{1R} , V_{2L} , V_{2R} , V_{3L} , V_{3R} , V_{4L} , and V_{4R} .

5. Specified when display data is transferred under following conditions:

CL2 frequency $f_{CP2} = 2.5\text{ MHz}$ (data transfer rate)

CL1 frequency $f_{CP1} = 4.48\text{ kHz}$ (data latch frequency)

M frequency $f_M = 35\text{ Hz}$ (frame frequency/2)

Specified when $V_{IH} = V_{CC}$, $V_{IL} = GND$ and no load on outputs.

I_{GND} : currents between V_{CC} and GND.

I_{EE} : currents between V_{CC} and V_{EE} .

AC Characteristics ($V_{CC} = 5\text{ V} \pm 10\%$, $GND = 0\text{ V}$, $V_{CC} - V_{EE} = 5.5\text{ to }17\text{ V}$, $T_a = -20\text{ to }+75^\circ\text{C}$)

Item	Symbol	Min	Typ	Max	Unit	Test Condition	Note
Clock cycle time	t_{CYC}	400	—	—	ns		
Clock high level width	t_{CWH}	150	—	—	ns		
Clock low level width	t_{CWL}	150	—	—	ns		
Clock setup time	t_{SCL}	100	—	—	ns		
Clock hold time	t_{HCL}	100	—	—	ns		
Clock rise/fall time	t_{ct}	—	—	30	ns		
Clock phase different time	t_{CL}	100	—	—	ns		
Data setup time	t_{DSU}	80	—	—	ns		
Data hold time	t_{DH}	100	—	—	ns		
\bar{E} setup time	t_{ESU}	200	—	—	ns		
Output delay time	t_{DCAR}	—	—	300	ns		1
M phase difference time	t_{CM}	—	—	300	ns		

Note: 1. The following load circuits are connected for specification:

