# (Dot Matrix Liquid Crystal Graphic Display 64-Channel Common Driver)

# **HITACHI**

#### **Description**

The HD61103A is a common signal driver for dot matrix liquid crystal graphic display systems. It generates the timing signals (switch signal to convert LCD waveform to AC, frame synchronous signal) and supplies them to the column driver to control display. It provides 64 driver output lines and the impedance is low enough to drive a large screen.

As the HD61103A is produced by a CMOS process, it is fit for use in portable battery drive equipments utilizing the liquid crystal display's low power consumption. The user can easily construct a dot matrix liquid crystal graphic display system by combining the HD61103A and the column (segment) driver HD61102.

#### **Features**


- Dot matrix liquid crystal graphic display common driver with low impedance
- Low impedance:  $1.5 \text{ k}\Omega$  max
- Internal liquid crystal display driver circuit: 64 circuits
- Internal dynamic display timing generator circuit
- Selectable display duty ratio factor 1/48, 1/64, 1/96, 1/128
- Can be used as a column driver transferring data serially
- Low power dissipation: During display: 5 mW
- · Power supplies:
  - $-V_{CC}$ : +5 V ± 10%
  - V<sub>EE</sub>: 0 to -11.5 V
- LCD driver level: 17.0 V max
- CMOS process

#### **Ordering Information**

Type No.	Package
HD61103A	100-pin plastic QFP (FP-100)




#### **Pin Arrangement**



742

# **Block Diagram**



#### **Block Functions**

#### Oscillator

The CR oscillator generates display timing signals and operating clocks for the HD61202. It is required when the HD61103A is used with the HD61102. An oscillation resistor Rf and an oscillation capacitor Cf are attached as shown in figure 1 and terminal  $\overline{\text{STB}}$  is connected to the high level. When using an external clock, input the

clock into terminal CR and don't connect any lines to terminals R and C.

The oscillator is not required when the HD61103A is used with the HD61830. Connect terminal CR to the high level and don't connect any lines to terminals R and C (figure 2).




Figure 1 Oscillator Connection with HD61102




Figure 2 Oscillator Connection with HD61830

#### **Timing Generator Circuit**

The timing generator circuit generates display timing and operating clock for the HD61102. This circuit is required when the HD61103A is used with the HD61102. Connect terminal M/S to high level (master mode). It is not necessary when the display timing signal is supplied from other circuits, for example, from HD61830. In this case connect the terminals Fs, DS1, and DS2 to high level and M/S to low level (slave mode).

#### **Bidirectional Shift Register**

A 64-bit bidirectional shift register. The data is shifted from DL to DR when SHL is at high level and from DR to DL when SHL is at low level. In this case, CL2 is used as shift clock. The lowest order bit of the bidirectional shift register, which is on the DL side, corresponds to X1 and the highest order bit on the DR side corresponds to X64.

#### **Liquid Crystal Display Driver Circuit**

The combination of the data from the shift register with the M signal allows one of the four liquid crystal display driver levels V1, V2, V5 and V6 to be transferred to the output terminals (table 1).

Table 1 Output Levels

Data from the Shift Register	М	Output Level
1	1	V2
0	1	V6
1	0	V1
0	0	V5

# **HD61103A Terminal Functions**

Terminal Name	Number of Terminals	I/O	Connected to	Functions
V <sub>CC</sub>	1		Power supply	V <sub>CC</sub> -GND: Power supply for internal logic.
GND V <sub>EE</sub>	1 2			V <sub>CC</sub> -V <sub>EE</sub> : Power supply for driver circuit logic.
V1L, V2L	8		Power supply	Liquid crystal display driver level power supply.
V5L, V6L V1R, V2R V5R, V6R				V1L (V1R), V2L (V2R): Selected level V5L (V5R), V6L (V6R): Non-selected level
vort, vort				Voltages of the level power supplies connected to V1L and V1R should be the same.
				(This applies to the combination of V2L & V2R, V5L & V5R and V6L & V6R respectively)
M/S	1	I	$V_{CC}$ or GND	Selects master/slave.
				<ul> <li>M/S = V<sub>CC</sub>: Master mode         When the HD61103A is used with the HD61202,         timing generation circuit operates to supply         display timing signals and operation clock to the         HD61102. Each of I/O common terminals DL, DR,         CL2, and M is in the output state.</li> </ul>
				<ul> <li>M/S = GND: Slave mode         The timing operation circuit stops operating. The HD61103A is used in this mode when combined with the HD61830. Even if combined with the HD61102, this mode is used when display timing signals (M, data, CL2, etc.) are supplied by another HD61103A in the master mode.     </li> </ul>
				Terminals M and CL2 are in the input state.
				When SHL is $V_{\rm CC}$ , DL is in the input state and DR is in the output state.
				When SHL is GND, DL is in the output state and DR is in the input state.
FCS	1	I	V <sub>CC</sub> or GND	Selects shift clock phase.
				<ul> <li>FCS = V<sub>CC</sub>         Shift register operates at the rising edge of CL2.         Select this condition when HD61103A is used with HD61102 or when MA of the HD61830 connects to CL2 in combination with the HD61830.     </li> </ul>
				<ul> <li>FCS = GND         Shift register operates at the fall of CL2. Select this condition when CL1 of HD61830 connects to CL2 in combination with the HD61830.     </li> </ul>

Terminal Name	Number of Terminals	I/O	Connected to	Functions
FS	1	ı	V <sub>CC</sub> or GND	Selects frequency.
				When the frame frequency is 70 Hz, the oscillation frequency should be:
				$f_{OSC}$ = 430 kHz at FCS = $V_{CC}$ $f_{OSC}$ = 215 kHz at FCS = GND
				This terminal is active only in the master mode. Connect it to $V_{CC}$ in the slave mode.
DS1, DS2	2	I	V <sub>CC</sub> or GND	Selects display duty factor.
				Display Duty Factor 1/48 1/64 1/96 1/128
				DS1 GND GND V <sub>CC</sub> V <sub>CC</sub>
				DS2 GND V <sub>CC</sub> GND V <sub>CC</sub>
				These terminals are valid only in the master mode. Connect them to V <sub>CC</sub> in the slave mode.
STB	1	ı	V <sub>CC</sub> or GND	Input terminal for testing.
TH CL1	1			Connect to $\overline{\text{STB}}\ \text{V}_{\text{CC}}.$
OLI	1			Connect TH and CL1 to GND.
CR, R, C	3			Oscillator.
				In the master mode, use these terminals as shown below.
				Usage of these terminals in the master mode:
				Internal oscillation External clock
				Rf Cf Open Clock Open   R CR C R CR C
				In the slave mode, stop the oscillator as shown below:
				Open V <sub>CC</sub> Open R CR C
ø1, ø2	2	0	HD61102	Operating clock output terminals for the HD61102.
				<ul> <li>Master mode         Connect these terminals to terminals Ø1 and Ø2 of         the HD61102 respectively.</li> </ul>
				Slave mode     Don't connect any lines to these terminals.

Terminal Name	Number of Terminals	I/O	Connected to	Functi	ons			
FRM	1	0	HD61102	Frame				
				ter mode nect this terr 1102.	minal to ter	minal FRM	of the	
					e mode 't connect ar	ny lines to t	his terminal	
M	1	I/O	MB of	Signal	to convert L	CD driver	signal into A	С
			HD61830 or M of HD61102	Con	ter mode: O nect this terr 1102.			he
				Con	e mode: Inp nect this terr 1830.			the
CL2	1	I/O	CL1 or MA of	Shift cl	ock			
			HD61830 or CL of HD61102	Con	ter mode: O nect this terr 1102.	-		the
				Con	e mode: Inp nect this terr e HD61830.	minal to ter		r MA
DL, DR	2	I/O	Open or FLM of HD61830	Data I/	O terminals	of bidirection	onal shift re	gister
				DL cor	responds to	X1's side a	and DR to X	64's side.
				Outp	ter mode out common lines to thes			connect
				Con	e mode nect termina en SHL = V <sub>C</sub>			
				M/S	\	/cc	G	ND
				SHL	V <sub>CC</sub>	GND	V <sub>CC</sub>	GND
				DL	Output	Output	Input	Output
				DR	Output	Output	Output	Input
NC	5		Open	Not us	ed.			
				Don't o	onnect any	lines to this	s terminal.	
SHL	1	I	V <sub>CC</sub> or GND	Selects	s shift directi	on of bidire	ectional shift	register.
				SHL Shift Direction Direction			scanning	
				$V_{CC}$	$DL \rightarrow D$	R	$X1 \rightarrow X64$	
				GND	DL ← D	R	X1 ← X64	

Terminal Name	Number of Terminals	I/O	Connected to	Functions
X1–X64	64	0	Liquid	Liquid crystal display driver output
			crystal display	Output one of the four liquid crystal display driver levels V1, V2, V5, and V6 with the combination of the data from the shift register and M signal.
				M1 0
				Data1 0 1 0
				Output   V2   V6   V1   V5
				Data 1: Selected level 0: Non-selected level
				When SHL is $V_{\rm CC}$ , X1 corresponds to COM1 and X64 corresponds to COM64.
				When SHL is GND, X64 corresponds to COM1 and X1 corresponds to COM64.

# **Example of Application**

#### **HD61103A** Connection List

	M/S	тн	CL1	FCS	FS	DS1	DS2	STB	CR	R	С	ø1	ø2	FRM	M	CL2	SHL	DL	DR	X1-X64									
A	L	L	L	L	Н	Н	Н	Н	Н	_	_	_	_	_	From MB of HD61830	From CL1 of HD61830	Н	From FLM of HD61830	_	COM1-COM64									
																	L	_	From FLM of HD61830	COM64-COM1									
В	L	L	L	Н	Н	Н	Н	Н	Н	_	_	_	_	_	From MB of HD61830	From MA of HD61830	Н	From FLM of HD61830	To DL/DR of HD61103A No. 2	COM1-COM64									
																	L	To DL/DR of HD61103A No. 2	From FLM of HD61830	COM64-COM1									
С	L	L	L	Н	Н	Н	Н	Н	Н	_	_	_	_	_	From MB of HD61830	From MA of HD61830	Н	From DL/DR of HD61103A No. 1	_	COM65-COM128									
																	L	_	From DL/DR of HD61103A No. 1	COM128-COM65									
D	Н	L	L	Н	Н	LL or		Н	Rf	Rf	Cf	To ø1 of HD61102	To ø2 of HD61102	To FRM of HD61102	To M of HD61102	To CL of HD61102	Н	_	_	COM1-COM64									
						LH			Cf								L	_	_	COM64-COM1									
E	Н	L	L	Н	Н	LL or LH		Н	Rf Cf	Rf	Cf	To ø1 of HD61102	To ø2 of HD61102											To M of HD61102 HD61103A	HD61102 HD61102 HD61103A To CL2 of	Н	_	To DL/DR of HD61103A No. 2	COM1-COM64
																HD61103A	L	To DL/DR of HD61103A No. 2	_	COM64-COM1									
F	L	L	L	Н	Н	Н	Н	Н	Н	_	_	_	_	_	From M of HD61103A No. 1	From CL2 of HD61103A No. 1	Н	From DL/DR of HD61103A No. 1	_	COM1-COM64									
																	L	_	From DL/DR of HD61103A No. 1	COM64-COM1									

Notes: H: V<sub>CC</sub> L: GND } Fixed

"—" means "open".


Rf: Oscillation resister

Cf: Oscillation capacitor


#### **Outline of HD61103A System Configuration**

#### Use with HD61830


1. When display duty ratio of LCD is more than 1/64



2. When display duty ratio of LCD is from 1/65 to 1/128




#### Use with HD61102 (1/64 Duty Ratio)




One HD61103A drives common signals and supplies timing signals to the HD61102s.

Refer to Connection List D.



One HD61103A drives upper and lower panels and supplies timing signals to the HD61102s.

Refer to Connection List D.



Two HD61103As drive upper and lower panels in parallel to ensure the quality of display. No. 1 supplies timing signals to No. 2 and the HD61102s.

Refer to Connection List E for No. 1. Refer to Connection List F for No. 2.

#### **Connection Example 1**

#### **Use with HD61102 (RAM Type Segment Driver)**

1. 1/64 duty ratio (see Connection List D)




Figure 3 Example 1




Figure 4 Example 1 Waveform (RAM Type, 1/64 Duty Cycle)

#### **Connection Example 2**

#### Use with HD61830 (Display Controller)

1. 1/64 duty ratio (see Connection List A)




Figure 5 Example 2 (1/64 Duty Ratio)




Figure 6 Example 2 Waveform (1/64 Duty Ratio)

#### 2. 1/100 duty ratio (see Connection List B, C)




Figure 7 Example 2 (1/100 Duty Ratio)




Figure 8 Example 2 (1/100 Duty Ratio)

#### **Absolute Maximum Ratings**

Item	Symbol	Limit	Unit	Notes
Power supply voltage (1)	$V_{CC}$	-0.3 to +7.0	V	2
Power supply voltage (2)	$V_{EE}$	$V_{CC}$ – 19.0 to $V_{CC}$ + 0.3	V	5
Terminal voltage (1)	V <sub>T1</sub>	$-0.3$ to $V_{CC}$ + 0.3	V	2, 3
Terminal voltage (2)	$V_{T2}$	$V_{EE}$ – 0.3 to $V_{CC}$ + 0.3	V	4, 5
Operating temperature	$T_{opr}$	-20 to +75	°C	
Storage temperature	T <sub>stg</sub>	-55 to +125	°C	

- Notes: 1. If LSIs are used beyond absolute maximum ratings, they may be permanently destroyed. We strongly recommend you to use the LSI within electrical characteristic limits for normal operation, because use beyond these conditions will cause malfunction and poor reliability.
  - 2. Based on GND = 0 V.
  - 3. Applies to input terminals (except V1L, V1R, V2L, V2R, V5L, V5R, V6L, and V6R) and I/O common terminals at high impedance.
  - 4. Applies to V1L, V1R, V2L, V2R, V5L, V5R, V6L, and V6R.
  - 5. Apply the same value of voltages to V1L and V1R, V2L and V2R, V5L and V5R, V6L and V6R,  $V_{\text{EE}}$  (23 pin) and  $V_{\text{EE}}$  (58 pin) respectively.

Maintain  $V_{CC} \ge V1L = V1R \ge V6L = V6R \ge V5L = V5R \ge V2L = V2R \ge V_{EE}$ 


#### **Electrical Characteristics**

**DC Characteristics** ( $V_{CC} = +5 \text{ V} \pm 10\%$ , GND = 0 V,  $V_{EE} = 0$  to -11.5 V, Ta = -20 to +75°C)

		Spe	ecificati	ons			
Test Item	Symbol	Min	Тур	Max	Unit	<b>Test Conditions</b>	Notes
Input high voltage	V <sub>IH</sub>	$0.7 \times V_{CC}$	_	V <sub>CC</sub>	V		1
Input low voltage	V <sub>IL</sub>	GND	_	$0.3 \times V_{CC}$	V		1
Output high voltage	V <sub>OH</sub>	V <sub>CC</sub> - 0.4	_	_	V	$I_{OH} = -0.4 \text{ mA}$	2
Output low voltage	$V_{OL}$	_	_	+0.4	V	$I_{OL}$ = +0.4 mA	2
Vi–Xj on resistance	R <sub>ON</sub>	_	_	1.5	kΩ	V <sub>CC</sub> – V <sub>EE</sub> = 10 V Load current ±150 μA	3
Input leakage current	I <sub>IL1</sub>	-1.0	_	+1.0	μΑ	$Vin = 0 \text{ to } V_{CC}$	4
Input leakage current	$I_{IL2}$	-2.0	_	+2.0	μΑ	$Vin = V_{EE} to V_{CC}$	5
Operating frequency	f <sub>opr1</sub>	50	_	600	kHz	In master mode external clock operation	6
Operating frequency	f <sub>opr2</sub>	50	_	1500	kHz	In slave mode shift register	7
Oscillation frequency	f <sub>osc</sub>	315	450	585	kHz	Cf = 20 pF $\pm$ 5% Rf = 47 k $\Omega$ $\pm$ 2%	8, 13
Dissipation current (1)	I <sub>GG1</sub>	_	_	1.0	mA	In master mode 1/128 duty cycle Cf = 20 pF Rf = 47 $k\Omega$	9, 10
Dissipation current (2)	I <sub>GG2</sub>	_		200	μΑ	In slave mode 1/128 duty cycle	9, 11
Dissipation current	I <sub>EE</sub>	_	_	100	μΑ	In master mode 1/128 duty cycle	9, 12


Notes: 1. Applies to input terminals FS, DS1, DS2, CR, STB, SHL, M/S, FCS, CL1, and TH and I/O terminals DL, M, DR and CL2 in the input state.

- 2. Applies to output terminals, Ø1, Ø2, and FRM and I/O common terminals DL, M, DR, and CL2 in the output status.
- Resistance value between terminal X (one of X1 to X64) and terminal V (one of V1L, V1R, V2L, V2R, V5L, V5R, V6L, and V6R) when load current is applied to each terminal X. Equivalent circuit between terminal X and terminal V.



760

- 4. Applies to input terminals FS, DS1, DS2, CR, STB, SHL, M/S, FCS, CL1, and TH, I/O common terminals DL, M, DR and CL2 in the input status and NC terminals.
- 5. Applies to V1L, V1R, V2L, V2R, V5L, V5R, V6L, and V6R. Don't connect any lines to X1 to X64.
- 6. External clock is as follows.




- 7. Applies to the shift register in the slave mode. For details, refer to AC characteristics.
- 8. Connect oscillation resistor (Rf) and oscillation capacitance (Cf) as shown in this figure. Oscillation frequency (f<sub>OSC</sub>) is twice as much as the frequency (fø) at ø1 or ø2.

$$Cf$$
 $Rf$ 
 $CR$ 
 $R$ 
 $CR$ 
 $R$ 
 $C$ 
 $Ø1, Ø2$ 
 $Cf = 20 pF$ 
 $Rf = 47 k\Omega$ 
 $f_{OSC} = 2 \times fØ$ 


- No lines are connected to output terminals and current flowing through the input circuit is excluded. This value is specified at V<sub>IH</sub> = V<sub>CC</sub> and V<sub>IL</sub> = GND.
- 10. This value is specified for current flowing through GND in the following conditions: Internal oscillation circuit is used. Each terminal of DS1, DS2, FS, SHL, M/S, STB, and FCS is connected to V<sub>CC</sub> and each of CL1 and TH to GND. Oscillator is set as described in note 8.
- 11. This value is specified for current flowing through GND under the following conditions: Each terminals of DS1, DS2, FS, SHL,  $\overline{STB}$ , FCS and CR is connected to V<sub>CC</sub>, CL1, TH, and M/S to GND and the terminals CL2, M, and DL are respectively connected to terminals CL2, M, and DL of the HD61103A under the conditions described in note 10.
- 12. This value is specified for current flowing through V<sub>EE</sub> under the condition described in note 10. Don't connect any lines to terminal V.

13. This figure shows a typical relation among oscillation frequency, Rf and Cf. Oscillation frequency may vary with the mounting conditions.




AC Characteristics ( $V_{CC}$  = +5 V  $\pm$  10%, GND = 0 V,  $V_{EE}$  = 0 to -11.5 V, Ta = -20 to +75°C)

#### Slave Mode (M/S = GND)




Item	Symbol	Min	Тур	Max	Unit	Note
CL2 low level width (FCS = GND)	t <sub>WLCL2L</sub>	450	_	_	ns	
CL2 high level width (FCS = GND)	t <sub>WHCL2L</sub>	150	_	_	ns	
CL2 low level width (FCS = V <sub>CC</sub> )	t <sub>WLCL2H</sub>	150	_	_	ns	
CL2 high level width (FCS = V <sub>CC</sub> )	t <sub>WHCL2H</sub>	450	_	_	ns	
Data setup time	$t_{DS}$	100	_	_	ns	
Data hold time	t <sub>DH</sub>	100	_	_	ns	
Data delay time	t <sub>DD</sub>	_	_	200	ns	1
Data hold time	$t_{DHW}$	10	_	_	ns	
CL2 rise time	t <sub>r</sub>	_	_	30	ns	
CL2 fall time	t <sub>f</sub>	<u> </u>	_	30	ns	·

Note: 1. The following load circuit is connected for specification.



Master Mode (M/S =  $V_{CC}$ , FCS =  $V_{CC}$ , Cf = 20 pF, Rf = 47 k $\Omega$ )



Item	Symbol	Min	Тур	Max	Unit
Data setup time	t <sub>DS</sub>	20	_	_	μs
Data hold time	t <sub>DH</sub>	40	_	_	μs
Data delay time	t <sub>DD</sub>	5	_	_	μs
FRM delay time	t <sub>DFRM</sub>	-2	_	+2	μs
M delay time	t <sub>DM</sub>	-2	_	+2	μs
CL <sub>2</sub> low level width	t <sub>WLCL2</sub>	35	_	_	μs
CL <sub>2</sub> high level width	t <sub>WHCL2</sub>	35	_	_	μs
ø1 low level width	t <sub>WLø1</sub>	700	_	_	ns
ø2 low level width	t <sub>WLø2</sub>	700	_	_	ns
ø1 high level width	t <sub>WHø1</sub>	2100	_	_	ns
ø2 high level width	t <sub>WHø2</sub>	2100	_	_	ns
ø1–ø2 phase difference	t <sub>D12</sub>	700	_	_	ns
ø2–ø1 phase difference	t <sub>D21</sub>	700	_	_	ns
ø1, ø2 rise time	t <sub>r</sub>	_	_	150	ns
ø1, ø2 fall time	t <sub>f</sub>	_	_	150	ns