





HITACHI

HD64180 8-BIT
HIGH INTEGRATION CMOS
MICROPROCESSOR
DATA BOOK



#U77

SUMER

350 BISHOP'S WAY
BROOKFIELD, WI. 53005
414 / 784-6641

HD64180

8-BIT HIGH INTEGRATION

CMOS MICROPROCESSOR

DATA BOOK

—ADVANCE INFORMATION—



This advance data has been preliminarily prepared based on manuscript translated in Japan. Use this information with caution, therefore, as the accuracy of the copy cannot be guaranteed. A revised, U.S. edition of this technical data is currently in preparation, and may be ordered by returning the Business Reply Card at the back of this publication.

When using this manual, the reader should keep the following in mind:

1. This manual may, wholly or partially, be subject to change without notice.
2. All rights reserved: No one is permitted to reproduce or duplicate, in any form, the whole or part of this manual without Hitachi's permission.
3. Hitachi will not be responsible for any damage to the user that may result from accidents or any other reasons during operation of his unit according to this manual.
4. This manual neither ensures the enforcement of any industrial properties or other rights, nor sanctions the enforcement right thereof.

TABLE OF CONTENTS

1. HD64180 OVERVIEW	3
1.1 Block Diagram, Pin Assignment and Packaging	3
1.2 CPU Architecture	5
1.3 I/O Resources	5
2. HD64180 HARDWARE ARCHITECTURE	7
2.1 Signal Description	7
2.2 CPU Bus Timing	12
2.3 WAIT State Generator	18
2.4 HALT, SLEEP and Low Power Operation	21
2.5 I/O and Control Registers	24
2.6 Memory Management Unit (MMU)	27
2.7 Interrupts	34
2.8 Dynamic RAM Refresh Control	48
2.9 DMA Controller (DMAC)	51
2.10 Asynchronous Serial Communication Interface (ASCI)	64
2.11 Clocked Serial I/O Port (CSI/O)	74
2.12 Programmable Reload Timer (PRT)	80
2.13 6800 Type Bus Interface	85
2.14 On-chip Clock Generator	88
3. HD64180 SOFTWARE ARCHITECTURE	91
3.1 Instruction Set	91
3.2 Registers	92
3.3 Addressing Modes	95
4. HD64180 ELECTRICAL CHARACTERISTICS	99
APPENDIX	
A Instruction Set	113
B Instruction Summary in Alphabetical Order	144
C Op-code Map	154
D Bus and Control Signal Condition in each Machine Cycle	158
E-1 Request Acceptances in Each Operating Mode	177
E-2 Request Priority	178
F Status Signals	179
G Internal I/O Registers	180

Figures

Figure No.	Description	Page
1.1.1	Block Diagram	4
2.2.1	Op-code Fetch Timing	12
2.2.2	Op-code Fetch Timing (with wait state)	13
2.2.3	Memory Read/Write Timing (without wait state)	14
2.2.4	Memory Read/Write Timing (with wait state)	14
2.2.5	I/O Read/Write Timing	15
2.2.6	LD (IX+d), g Instruction Timing	16
2.2.7	RESET Timing	16
2.2.8	Bus Exchange Timing (1)	17
2.2.9	Bus Exchange Timing (2)	18
2.4.1	HALT Timing	22
2.4.2	SLEEP Timing	23
2.5.1	On-chip I/O Address Relocation	24
2.6.1	Logical Address Mapping Examples	28
2.6.2	Logical → Physical Memory Mapping Example	28
2.6.3	MMU Block Diagram	29
2.6.4	I/O Address Translation	29
2.6.5	Logical Memory Organization	30
2.6.6	Logical Space Configuration (Example)	31
2.6.7	Physical Address Generation	33
2.7.1	Interrupt Sources	34
2.7.2 (a)	TRAP — 2nd Op-code Undefined	38
2.7.2 (b)	TRAP — 3rd Op-code Undefined	39
2.7.3	NMI Sequence	40
2.7.4	NMI Timing	41
2.7.5	INT0 Mode 0 Timing (RST Instruction on the Data Bus)	42
2.7.6	INT0 Mode 1 Interrupt Sequence	43
2.7.7	INT0 Mode 1 Timing	43
2.7.8	INT0 Mode 2 Vector Acquisition	44
2.7.9	INT0 Mode 2 Timing	45
2.7.10	INT1, INT2 and Internal Interrupts Vector Acquisition	46
2.7.11	INT1, INT2 and Internal Interrupts Timing	47
2.8.1	Refresh Timing	49
2.9.1	DMAC Block Diagram	52
2.9.2	Cycle Steal Mode	58

Figure No.	Description	Page
2.9.3	CPU Operation and DMA Operation ($\overline{\text{DREQ0}}$ is programmed for level sense)	59
2.9.4	CPU Operation and DMA Operation ($\overline{\text{DREQ0}}$ is programmed for edge sense)	59
2.9.5	$\overline{\text{TEND0}}$ Output Timing	60
2.9.6	DMAC Interrupt Request Circuit Diagram	63
2.9.7	NMI and DMA Operation	64
2.10.1	ASCI Block Diagram	65
2.10.2 (a)	$\overline{\text{DCD0}}$ Timing	72
2.10.2 (b)	$\overline{\text{RTS0}}$ Timing	73
2.10.3	ASCI Interrupt Request Circuit Diagram	73
2.11.1	CSI/O Block Diagram	74
2.11.2	CSI/O Interrupt Circuit Diagram	77
2.11.3	Transmit Timing – Internal Clock	78
2.11.4	Transmit Timing – External Clock	78
2.11.5	Receive Timing – Internal Clock	79
2.11.6	Receive Timing – External Clock	79
2.12.1	PRT Block Diagram	81
2.12.2	Timer Operation Timing	83
2.12.3	Timer Output Timing	84
2.12.4	Timer Interrupt Request Circuit Diagram	84
2.13.1	E Clock Timing (During Read/Write Cycle and Interrupt Acknowledge Cycle)	86
2.13.2	E Clock Timing (in BUS RELEASE Mode, SLEEP Mode)	87
2.14.1	External Input Interface	89
2.14.2	Crystal Interface	89
2.14.3	Note for Board Design of the Oscillation Circuit	89
2.14.4	Example of Board Design	90
3.2.1	CPU Registers	93

HD64180

HIGH INTEGRATION CMOS CPU

Based on a microcoded execution unit and advanced CMOS manufacturing technology, the HD64180 is an 8-bit CPU which provides the benefits of high performance, reduced system cost and low power operation while maintaining compatibility with the large base of industry standard 8-bit software.

Performance is improved by virtue of high operating frequency, pipelining, enhanced instruction set and an integrated Memory Management Unit (MMU) with 512k bytes memory physical address space.

System cost is reduced by incorporating key system functions on-chip including the MMU, two channel Direct Memory Access Controller (DMAC), wait state generator, dynamic RAM refresh, two channel Asynchronous Serial Communication Interface (ASCI), Clocked Serial I/O Port (CSI/O), two channel 16-bit Programmable Reload Timer (PRT), Versatile 12 source interrupt controller and a 'dual' (68××, 80××) bus interface.

Low power consumption during normal CPU operation is supplemented by three specific software controlled low power standby modes.

The HD64180, when combined with CMOS VLSI memories and peripherals, is useful in system applications requiring high performance, battery power operation and standard software compatibility.

High Performance, High Integration CPU.

- Operating Frequency to 6 MHz.
- On-Chip MMU Supports 512k Bytes Memory and 64k Bytes I/O Address Space.
- Two Channel DMAC With Memory-Memory, Memory-I/O and Memory-Memory Mapped I/O Transfer Capability.
- WAIT* Input and Wait State Generator for Slow Memory and I/O Device Interface.
- Programmable Dynamic RAM Refresh Addressing and Timing.
- Two Channel, Full Duplex Asynchronous Serial Communication Interface (ASCI) with Programmable Baud Rate Generator and Modem Control Handshake Signals.
- Clocked Serial I/O Port (CSI/O) with High Speed Operation (200k Bits/Second at 4 MHz).
- Two Channel 16-bit Programmable Reload Timer (PRT) for Counting, Timing and Output Waveform Generation.
- Versatile Interrupt Controller Manages Four External and Eight Internal Interrupt Sources.
- 'Dual Bus' Interface Compatible With All Standard Memory and Peripheral LSI.
- On-chip Clock Generator.

Enhanced Standard 8-bit Software Architecture. ^(Note)

- Fully Compatible with CP/M-80, CP/M Plus and Existing System and Application Software.
- Twelve new Instructions including Multiply.
- On-chip I/O Address Relocation Register for Board Level Compatibility with Existing Systems and Software.
- SLEEP Instruction, IOSTOP Mode and SYSTEM STOP Mode for Low Power Operation.

VLSI CMOS Process Technology.

- Low Power Operation — 50 mW at 4 MHz Operation.
 - × × mW SLEEP Mode
 - × × mW IOSTOP Mode
 - × × mW SYSTEM STOP Mode
- $V_{CC} = 5V \pm 10\%$ — Fully TTL Compatible.

(Note) CP/M-80 and CP/M plus are registered trademarks of Digital Research, Inc.

CAUTION!

Both $\overline{\text{XXXX}}$ in Figures and XXXX^* in the text show low active signals. For example, RESET^* shows RESET.

1. HD64180 OVERVIEW

1.1 Block Diagram

The HD64180 combines a high performance CPU core with many of the systems and I/O resources required by a broad range of applications.

The CPU core consists of five functional blocks.



- Clock Generator
- Bus State Controller
- Interrupt Controller
- Memory Management Unit (MMU)
- Central Processing Unit (CPU)

The integrated I/O resources comprise the remaining four functional blocks.

- DMA Controller (DMAC — two channels)
- Asynchronous Serial Communication Interface (ASCI — two channels)
- Clocked Serial I/O Port (CSI/O — one channel)
- Programmable Reload Timer (PRT — two channels)

Pin Assignment

Yss	1	64	ϕ
XTAL	2	63	$\overline{RD}$
EXTAL	3	62	$\overline{WR}$
WAIT	4	61	$\overline{LTR}$
BUSACK	5	60	E
BUSREQ	6	59	$\overline{ME}$
RESET	7	58	$\overline{IOE}$
NMI	8	57	REF
INT0	9	56	HALT
INT1	10	55	TEND1
INT2	11	54	DREQ1
ST	12	53	CKS
A0	13	52	RXS/CTS1
A1	14	51	TXS
A2	15	50	CKA1/TEND0
A3	16	49	RXA1
A4	17	48	TXA1
A5	18	47	CKA0/DREQ0
A6	19	46	RXA0
A7	20	45	TXA0
A8	21	44	$\overline{DCD0}$
A9	22	43	$\overline{CTS0}$
A10	23	42	$\overline{RTS0}$
A11	24	41	D7
A12	25	40	D6
A13	26	39	D5
A14	27	38	D4
A15	28	37	D3
A16	29	36	D2
A17	30	35	D1
A18/TOUT	31	34	D0
Ycc	32	33	Yss



- PLCC PACKAGE—68-pin JEDEC standard plastic leaded chip carrier will be available at a later date.




Figure 1.1.1 Block Diagram

1.2 CPU Architecture

The five CPU core functional blocks are described in this section.

Clock Generator

Generates the system clock (ϕ) from an external crystal or external clock input. Also, the system clock is programmably prescaled to generate timing for the on-chip I/O and system support devices.

Bus State Controller

Performs all status/control bus activity. This includes external bus cycle wait state timing, RESET*, DRAM refresh, and master DMA bus exchange. Generates 'dual-bus' control signals for compatibility with peripheral devices.

Interrupt Controller

Monitors and prioritizes the four external and eight internal interrupt sources. A variety of interrupt response modes are programmable.

Memory Management Unit (MMU)

Maps the CPU 64k bytes logical memory address space into a 512k bytes physical memory address space. The MMU organization preserves software object code compatibility while providing extended memory access and uses an efficient 'common area — bank area' scheme. I/O accesses (64k bytes I/O address space) bypass the MMU.

Central Processing Unit (CPU)

The CPU is microcoded to implement an upward compatible superset of the 8-bit standard software instruction set. Many instructions require fewer clock cycles for execution and twelve new instructions are added.

DMA Controller (DMAC)

The two channel DMAC provides high speed memory $\longleftrightarrow$ memory, memory $\longleftrightarrow$ I/O and memory $\longleftrightarrow$ memory mapped I/O transfer. The DMAC features edge or level sense request input, address increment/decrement/no-change and (for memory $\longleftrightarrow$ memory transfers) programmable burst or cycle steal transfer. In addition, the DMAC can directly access the full 512k bytes physical memory address space (the MMU is bypassed during DMA) and transfers (up to 64k bytes in length) can cross 64k bytes boundaries. See Fig. 2.9.1 for further details.

1.3 I/O Resources

Asynchronous Serial Communication Interface (ASCI)

The ASCI provides two separate full duplex UARTs and includes programmable baud rate generator, modem control signals, and a multiprocessor communication format. The ASCI can use the DMAC for high speed serial data transfer, reducing CPU overhead. See Fig. 2.10.1 for further details.

Clocked Serial I/O Port (CSI/O)

The CSI/O provides a half duplex clocked serial transmitter and receiver. This can be used for simple, high speed connection to another microprocessor or micro-computer. See Fig. 2.11.1 for further details.

Programmable Reload Timer (PRT)

The PRT contains two separate channels each consisting of 16-bit timer data and 16-bit timer reload registers. The time base is divided by 20 (fixed) from the system clock and one PRT channel has an optional output allowing waveform generation. See Fig. 2.12.1 for further details.

2. HD64180 HARDWARE ARCHITECTURE

2.1 Signal Description

XTAL (IN) [2]

Crystal oscillator connection. Should be left open if an external TTL clock is used. It is noted this input is not a TTL level input. See Table D.C. characteristics.

EXTAL (IN) [3]

Crystal oscillator connection. An external TTL clock can be input on this line. This input is schmitt triggered.

ϕ (OUT) [64]

System Clock. The frequency is equal to one-half of crystal oscillator.

RESET* — CPU Reset (IN) [7]

When LOW, initializes the HD64180 CPU. All output signals are held inactive during RESET.

A0-A17 — Address Bus (OUT, 3-STATE) [13-30]

A18/TOUT [31]

19-bit address bus provides physical memory addressing of up to 512k bytes. The address bus enters the high impedance state during RESET and when another device acquires the bus as indicated by BUSREQ* and BUSACK* LOW. A18 is multiplexed with the TOUT output from PRT channel 1. During RESET, the address function is selected. The timer output function can be selected under software control.

D0-D7 — Data Bus (IN/OUT, 3-STATE) [34-41]

Bidirectional 8-bit data bus. The data bus enters the high impedance state during RESET and when another device acquires the bus as indicated by BUSREQ* and BUSACK* LOW.

RD* — Read (OUT, 3-STATE) [63]

Used during a CPU read cycle to enable transfer from the external memory or I/O device to the CPU data bus.

WR* — Write (OUT, 3-STATE) [62]

Used during a CPU write cycle to enable transfer from the CPU data bus to the external memory or I/O device.

ME* — Memory Enable (OUT, 3-STATE) [59]

Indicates memory read or write operation. The HD64180 asserts ME* LOW in the following cases.

- (a) When fetching instructions and operands.
- (b) When reading or writing memory data.

- (c) During memory access cycles of DMA.
- (d) During dynamic RAM refresh cycles.

IOE* — I/O Enable (OUT, 3-STATE) [58]

Indicates I/O read or write operation. The HD64180 asserts IOE* LOW in the following cases.

- (a) When reading or writing I/O data.
- (b) During I/O access cycles of DMA.
- (c) Acknowledge cycle of INT0.

WAIT* — Bus Cycle Wait (IN) [4]

Introduces wait states to extend memory and I/O cycles. If LOW at the falling edge of T2, a wait (Tw) state is inserted. Wait states will continue to be inserted until the WAIT* input is sampled HIGH at the falling edge of Tw, at which time the bus cycle will proceed to completion.

E — Enable (OUT) [60]

Synchronous clock for connection to HD63×× series and other 6800/6500 series compatible peripheral LSI.

BUSREQ* — Bus Request (IN) [6]

Another device may request use of the bus by asserting BUSREQ* LOW. The CPU will stop executing instructions and places the address bus, data bus, RD*, WR*, ME* and IOE* in the high impedance state.

BUSACK* — Bus Acknowledge (OUT) [5]

When the CPU completes bus release (in response to BUSREQ* LOW), it will assert BUSACK* LOW. This acknowledges that the bus is free for use by the requesting device.

HALT* — Halt/Sleep Status (OUT) [56]

Asserted LOW after execution of the HALT and SLEEP instructions. Used with LIR* and ST output pins to encode CPU status.

LIR* — Load Instruction Register (OUT) [61]

Asserted LOW when the current cycle is an Op-code Fetch cycle. Used with HALT* and ST output pins to encode CPU status.

ST — Status (OUT) [12]

Used with the HALT* and LIR* output pins to encode CPU status.

Table 2.1.1 Status Summary

ST	HALT	LIR	Operation
0	1	0	CPU operation (1st op-code fetch)
1	1	0	CPU operation (2nd op-code and 3rd op-code fetch)
1	1	1	CPU operation (MC except for op-code fetch)
0	X	1	DMA operation
0	0	0	HALT mode
1	0	1	SLEEP mode (including SYSTEM STOP mode)

X : Don't care

MC : Machine Cycle

REF* — Refresh (OUT) [57]

When LOW, indicates the CPU is in the dynamic RAM refresh cycle and the low order 8 bits (A0-A7) of the address bus contain the refresh address.

NMI* — Non-Maskable Interrupt (IN) [8]

When edge transition from HIGH to LOW is detected, forces the CPU to save certain state information and vector to an interrupt service routine at address 66H. The saved state information is restored by executing the RETN (Return from Non-Maskable Interrupt) instruction.

INT0* — Maskable Interrupt Level 0 (IN) [9]

When LOW level, requests a CPU interrupt (unless masked) and saves certain state information unless masked by software. INT0* requests service using one of three software programmable interrupt modes.

Mode	Operation
0	Instruction fetched and executed from data bus.
1	Instruction fetched and executed from address 38H.
2	Vector system — Low-order 8 bits vector table address fetched from data bus.

In all modes, the saved state information is restored by execution of the RETI (Return from Interrupt) instruction.

INT1*, INT2* — Maskable Interrupt Level 1, 2 (IN) [10,11]

When LOW level, requests a CPU interrupt (unless masked) and saves certain

state information unless masked by software. INT1* and INT2* (and internally generated interrupts) request interrupt service using a vector system similar to Mode 2 of INT0.

DREQ0* — DMA Request — Channel 0 (IN) [47]

When LOW (programmable edge or level sense), requests DMA transfer service from channel 0 of the HD64180 DMAC. DREQ0* is used for Channel 0 memory $\longleftrightarrow$ I/O and memory $\longleftrightarrow$ memory mapped I/O transfers. DREQ0* is not used for memory $\longleftrightarrow$ memory transfers. This pin is multiplexed with CKA0.

TEND0* — Transfer End — Channel 0 (OUT) [50]

Asserted LOW synchronous with the last write cycle of channel 0 DMA transfer to indicate DMA completion to an external device. This pin is multiplexed with CKA1.

DREQ1* — DMA Request — Channel 1 (IN) [54]

When LOW (programmable edge or level sense), requests DMA data transfer service from channel 1 of the HD64180 DMAC. Channel 1 supports Memory $\longleftrightarrow$ I/O transfers.

TEND1* — Transfer End — Channel 1 (OUT) [55]

Asserted LOW synchronous with the last write cycle of channel 1 DMA transfer to indicate DMA completion to an external device.

TXA0 — Asynchronous Transmit Data — Channel 0 (OUT) [45]

Asynchronous transmit data from channel 0 of the Asynchronous Serial Communication Interface (ASCI).

RXA0 — Asynchronous Receive Data — Channel 0 (IN) [46]

Asynchronous receive data to channel 0 of the ASCI.

CKA0 — Asynchronous Clock — Channel 0 (IN/OUT) [47]

Clock input/output for channel 0 of the ASCI. This pin is multiplexed (software selectable) with DREQ0*.

RTS0* — Request to Send — Channel 0 (OUT) [42]

Programmable modem control output signal for channel 0 of the ASCI.

CTS0* — Clear to Send — Channel 0 (IN) [43]

Modem control input signal for channel 0 of the ASCI.

DCD0* — Data Carrier Detect — Channel 0 (IN) [44]

Modem control input signal for channel 0 of the ASCI.

TXA1 — Asynchronous Transmit Data — Channel 1 (OUT) [48]

Asynchronous transmit data from channel 1 of the ASCI.

RXA1 — Asynchronous Receive Data — Channel 1 (IN) [49]

Asynchronous receive data to channel 1 of the ASCI.

CKA1 — Asynchronous Clock — Channel 1 (IN/OUT) [50]

Clock input/output for channel 1 of the ASCI. This pin is multiplexed (software selectable) with TEND0*.

CTS1* — Clear to Send — Channel 1 (IN) [52]

Modem control input signal for channel 1 of the ASCI. This pin is multiplexed (software selectable) with RXS.

TXS — Clocked Serial Transmit Data (OUT) [51]

Clocked serial transmit data from the Clocked Serial I/O Port (CSI/O).

RXS — Clocked Serial Receive Data (IN) [52]

Clocked serial receive data to the CSI/O. This pin is multiplexed (software selectable) with ASCI channel 1 CTS1* modem control input.

CKS — Serial Clock (IN/OUT) [53]

Input or output clock for the CSI/O.

TOUT — Timer Output (OUT) [31]

Pulse output from Programmable Reload Timer channel 1. This pin is multiplexed (software selectable) with A18 (Address 18).

Vcc — Power Supply [32]

Vss — Ground [1,33]

2.2 CPU Bus Timing

This section explains the HD64180 CPU timing for the following operations.

- (1) Instruction (op-code) fetch timing.
- (2) Operand and data read/write timing.
- (3) I/O read/write timing.
- (4) Basic instruction (fetch and execute) timing.
- (5) RESET timing.
- (6) BUSREQ*/BUSACK* bus exchange timing.

The basic CPU operation consists of one or more “machine cycles” (MC). A machine cycle consists of three system clocks, T1, T2 and T3 while accessing memory or I/O, or it consists of one system clock, T1 while the CPU internal operation. The system clock (ϕ) is half frequency of crystal oscillation (Ex. 8 MHz crystal $\rightarrow \phi$ of 4 MHz, 250 nsec). For interfacing to slow memory or peripherals, optional wait states (T_w) may be inserted between T2 and T3.

Instruction (Op-Code) Fetch Timing

Fig. 2.2.1 shows the instruction (op-code) fetch timing with no wait states.

An op-code fetch cycle is externally indicated when the LIR* (Load Instruction Register) output pin is LOW.

In the first half of T1, the address bus (A0-A18) is driven with the contents of the Program Counter (PC). Note that this is the translated address output of the HD64180 on-chip MMU.

In the second half of T1, the ME* (Memory Enable) and RD* (Read) signals are asserted, enabling the memory.

The op-code on the data bus is latched at the rising edge of T3 and the bus cycle terminates at the end of T3.




Figure 2.2.1 Op-Code Fetch Timing

Fig. 2.2.2 illustrates the insertion of wait states into the op-code fetch cycle. Wait states are controlled by the external WAIT* input combined with an on-chip programmable wait state generator.

At the falling edge of T2 the combined wait state input is sampled. If asserted LOW, a wait state (Tw) is inserted. The address bus, ME*, RD* and LIR* are held stable during wait states. When the wait state is sampled inactive HIGH at the falling edge of Tw, the bus cycle enters T3 and completes at the end of T3.




Figure 2.2.2 Op-Code Fetch Timing (with wait state)

Operand and Data Read/Write Timing

The instruction operand and data read/write timing differs from op-code fetch timing in two ways. First, the LIR* output is held inactive. Second, the read cycle timing is relaxed by one-half ϕ cycle since data is latched at the falling edge of T3.

Instruction operands include immediate data, displacement and extended addresses and have the same timing as memory data reads.

During memory write cycles the ME* signal goes active in the second half of T1. At the end of T1, the data bus is driven with the write data.

At the start of T2, the WR* signal is asserted enabling the memory. ME* and WR* go inactive in the second half of T3 followed by deactivation of the write data on the data bus.

Wait states are inserted as previously described for op-code fetch cycles.

Fig. 2.2.3 illustrates the read/write timing without wait states while Fig. 2.2.4 illustrates read/write timing with wait states.




Figure 2.2.3 Memory Read/Write Timing (without wait state)




Figure 2.2.4 Memory Read/Write Timing (with wait state)

I/O Read/Write Timing

I/O instructions cause data read/write transfer which differs from memory data transfer in the following three ways. The IOE* (I/O Enable) signal is asserted instead of the ME* signal. The 16-bit I/O address is not translated by the MMU and A16-A18 are held LOW. At least one wait state (Tw) is always inserted for I/O read and write cycles (except internal I/O cycles).

Fig. 2.2.5 shows I/O read/write timing with the automatically inserted wait state.




Figure 2.2.5 I/O Read/Write Timing

Basic Instruction Timing

An instruction may consist of a number of machine cycles including op-code fetch, operand fetch and data read/write cycles. An instruction may also include cycles for internal processing in which case the bus is idle.

The example in Fig. 2.2.6 illustrates the bus timing for the data transfer instruction LD(IX+d),g. This instruction moves the contents of a CPU register (g) to the memory location with address computed by adding an immediate displacement (d) to the contents of an index (IX) register.

The instruction cycle starts with the two machine cycles to read the two bytes instruction op-code as indicated by LIR* LOW. Next, the instruction operand (d) is fetched.

The external bus is idle while the CPU computes the effective address. Finally, the computed memory location is written with the contents of the CPU register (g).




Figure 2.2.6 LD(IX+d), g Instruction Timing

RESET Timing

Fig. 2.2.7 shows the HD64180 hardware RESET timing. If the RESET* pin is LOW for more than three clock cycles, processing is terminated and the HD64180 restarts execution from (logical and physical) address 0.




Figure 2.2.7 RESET Timing

BUSREQ*/BUSACK* Bus Exchange Timing

The HD64180 can coordinate the exchange of control, address and data bus ownership with another bus master. The alternate bus master can request the bus by asserting the HD64180 BUSREQ* (Bus Request) input LOW. After the HD64180 releases the bus, it relinquishes control to the alternate bus master by asserting the BUSACK* (Bus Acknowledge) output LOW.

The bus may be released by the HD64180 at the end of each machine cycle. In this context a machine cycle consists of a minimum of 3 clock cycles (more if wait states are inserted) for op-code fetch, memory read/write and I/O read/write cycles. Except for these cases, a machine cycle corresponds to one clock cycle.

When the bus is released, the address (A0-A18), data (D0-D7) and control (ME*, IOE*, RD*, and WR*) signals are placed in the high impedance state.

Note that dynamic RAM refresh is not performed when the HD64180 has released the bus. The alternate bus master must provide dynamic memory refreshing if the bus is released for long periods of time.

Fig. 2.2.8 illustrates BUSREQ*/BUSACK* bus exchange during a memory read cycle. Fig. 2.2.9 illustrates bus exchange when the bus is requested during an HD64180 internal CPU cycle.




Figure 2.2.8 Bus Exchange Timing (1)




Figure 2.2.9 Bus Exchange Timing (2)

2.3 WAIT State Generator

2.3.1 Wait State Timing

To ease interfacing with slow memory and I/O devices, the HD64180 uses wait states to extend bus cycle timing. A wait state(s) is inserted based on the combined (logical OR) state of the external WAIT* input and an internal programmable wait state generator. Wait states can be inserted in both CPU execution and DMA transfer cycles.

2.3.2 WAIT* Input

When the external WAIT* input is asserted LOW, wait state (T_w) are inserted between T_2 and T_3 to extend the bus cycle duration. The WAIT* input is sampled at the falling edge of the system clock in T_2 or T_w . If the WAIT* input is asserted at the falling edge of the system clock in T_w , another T_w is inserted into the bus cycle. Note that WAIT* input transitions must meet specified set-up and hold times. This can easily be accomplished by externally synchronizing WAIT* input transitions with the rising edge of the system clock.

Dynamic RAM refresh is not performed during wait states and thus systems designs which uses the automatic refresh function must consider the affects of the occurrence and duration of wait states.


2.3.3 Programmable Wait State Insertion

In conjunction with the WAIT* input, wait states can also be programmably inserted using the HD64180 on-chip wait state generator. Wait state timing applies for

both CPU execution and on-chip DMAC cycles.

By programming the 4 significant bits of the DMA/WAIT Control Register (DCNTL), the number of wait states automatically inserted in memory and I/O cycles can be separately specified. Bits 4-5 specify the number of I/O wait states inserted and bits 6-7 specify the number of memory wait states inserted.

DMA/WAIT Control Register (DCNTL : I/O Address = 32H)



The number of wait states inserted in a specific cycle is the maximum of the number requested by the WAIT* input, and the number automatically generated by the on-chip wait state generator.

○ **Bit 7,6 : MWI1, MWI0 (Memory Wait Insertion)**

For CPU and DMAC cycles which access memory (including memory mapped I/O), 0-3 wait states may be automatically inserted depending on the programmed value in MWI1 and MWI0.

MWI1	MWI0	the number of wait states
0	0	0
0	1	1
1	0	2
1	1	3

○ **Bit 5, 4: IWI1, IWI0 (I/O Wait Insertion)**

For CPU and DMAC cycles which access external I/O (and interrupt acknowledge cycles), 1 to 6 wait states may be automatically inserted depending on the programmed value in IWI1 and IWI0.

IWI1	IWI0	the number of wait states				
		For external I/O registers accesses	For internal I/O registers accesses	For INTO interrupt acknowledge cycles when $\overline{\text{LIR}}$ is LOW	For INT1, INT2 and internal interrupts acknowledge cycles (Note (2))	For NMI interrupt acknowledge cycles when $\overline{\text{LIR}}$ is LOW (Note (2))
0	0	1	0 (Note (1))	2	2	0
0	1	2		4		
1	0	3		5		
1	1	4		6		

Note:

- (1) For HD64180 internal I/O register access (I/O addresses 0000H- 003FH), IWI1 and IWI0 do not determine wait state timing. For ASCI, CSI/O and PRT Data Register accesses, 0 to 4 wait states will be generated. The number of wait states inserted during access to these registers is a function of internal synchronization requirements and CPU state.
All other on-chip I/O register accesses (i.e. MMU, DMAC, ASCI Control Registers, etc.) have 0 wait states inserted and thus require only three clock cycles.
- (2) For interrupt acknowledge cycles in which $\overline{\text{LIR}}^*$ is HIGH, such as interrupt vector table read and PC stacking cycle, memory access timing applies.

2.3.4 WAIT* Input and RESET

During RESET, MWI1, MWI0, IWI1 and IWI0 are all set=1, selecting the maximum number of wait states (3 for memory accesses, 4 for external I/O accesses).

Also, note that the WAIT* input is ignored during RESET. For example, if RESET is detected while the HD64180 is in a wait state, the wait stated cycle in progress will be aborted, and the RESET sequence initiated. Thus, RESET has higher priority than WAIT.

2.4 HALT, SLEEP and Low Power Operation

The HD64180 can operate in 4 different modes. HALT mode and three low power operation modes — SLEEP, IOSTOP and SYSTEM STOP. Note that in all operating modes, the basic CPU clock (XTAL, EXTAL) must remain active.

2.4.1 HALT mode

HALT mode is entered by execution of the HALT instruction (op-code = 76H) and has the following characteristics.

- (1) The internal CPU clock remains active.
- (2) All internal and external interrupts can be received.
- (3) Bus exchange (BUSREQ* and BUSACK*) can occur.
- (4) Dynamic RAM refresh cycle (REF*) insertion continues at the programmed interval.
- (5) I/O operations (ASCI, CSI/O and PRT) continue.
- (6) The DMAC can operate.
- (7) The HALT* output pin is asserted LOW.
- (8) The external bus activity consists of repeated 'dummy' fetches of the op-code following the HALT instruction.

Essentially, the HD64180 operates normally in HALT mode, except that instruction execution is stopped.

HALT mode can be exited in two ways.

RESET Exit From HALT Mode

If the RESET* input is asserted LOW for more than three clock cycles, HALT mode is exited and the normal RESET sequence (restart at address 00000H) is initiated.

Interrupt Exit From HALT Mode

When an internal or external interrupt is generated, HALT mode is exited and the normal interrupt response sequence is initiated.

If the interrupt source is masked (individually by enable bit, or globally by IEF1 state), the HD64180 remains in HALT mode. However, NMI interrupt will initiate the normal NMI interrupt response sequence independent of the state of IEF1.

HALT mode timing is shown in Fig. 2.4.1.




Figure 2.4.1 HALT Timing

2.4.2 SLEEP Mode

SLEEP mode is entered by execution of the two byte SLEEP instruction. SLEEP mode has the following characteristics.

- (1) The internal CPU clock stops, reducing power consumption.
- (2) The internal crystal oscillator does not stop.
- (3) Internal and external interrupt inputs can be received.
- (4) DRAM refresh cycles stop.
- (5) I/O operations using on-chip peripherals continue.
- (6) The internal DMAC stop.
- (7) BUSREQ* can be received and acknowledged.
- (8) Address outputs go HIGH and all other control signal output become inactive (HIGH).
- (9) Data Bus, 3-state.

SLEEP mode is exited in one of two ways.

RESET Exit From SLEEP Mode

If the RESET* input is held LOW for more than 3 clock cycles, the HD64180 will exit SLEEP mode and begin the normal RESET sequence with execution starting at address (logical and physical) 0.

Interrupt Exit From SLEEP Mode

The SLEEP mode is exited by detection of an external (NMI, INT0-INT2) or internal (ASCI, CSI/O, PRT) interrupt.

In the case of NMI, SLEEP mode is exited and the CPU begins the normal NMI interrupt response sequence.

In the case of all other interrupts, the interrupt response depends on the state of

the global interrupt enable flag (IEF1) and the individual interrupt source enable bit.

If the individual interrupt condition is disabled by the corresponding enable bit, occurrence of that interrupt is ignored and the CPU remains in the SLEEP state.

Assuming the individual interrupt condition is enabled, the response to that interrupt depends on the global interrupt enable flag (IEF1). If interrupts are globally enabled (IEF1=1) and an individually enabled interrupt occurs, SLEEP mode is exited and the appropriate normal interrupt response sequence is executed.

If interrupts are globally disabled (IEF1=0) and an individually enabled interrupt occurs, SLEEP mode is exited and instruction execution begins with the instruction following the SLEEP instruction. Note that this provides a technique for synchronization with high speed external events without incurring the latency imposed by an interrupt response sequence.

Fig. 2.4.2 shows SLEEP timing.




Figure 2.4.2 SLEEP Timing

2.4.3 IOSTOP Mode

IOSTOP mode is entered by setting the IOSTP bit of the I/O Control Register (ICR) to 1. In this case, on-chip I/O (ASCI, CSI/O, PRT) stops operating, reducing power consumption. However, the CPU continues to operate. Recovery from IOSTOP mode is by resetting the IOSTP bit in ICR to 0.

2.4.4 SYSTEM STOP Mode

SYSTEM STOP mode is the combination of SLEEP and IOSTOP modes. SYSTEM STOP mode is entered by setting the IOSTP bit in ICR = 1 followed by execution of the SLEEP instruction. Recovery from SYSTEM STOP mode is the same as recovery from SLEEP mode, noting that internal I/O sources (disabled by IOSTOP) cannot generate a recovery interrupt.


2.5 I/O and Control Registers

The HD64180 on-chip I/O and Control Registers occupy 64 I/O addresses (including reserved addresses). These registers access the on-chip I/O modules (ASCI, CSI/O, PRT) and control functions (DMAC, DRAM refresh, interrupts, wait state generator, MMU and I/O relocation).

To avoid address conflicts with external I/O, the HD64180 on-chip I/O addresses can be relocated on 64 bytes boundaries within the bottom 256 bytes of the 64k bytes I/O address space.

I/O Control Register (ICR)

ICR allows relocating of the on-chip I/O addresses. ICR also controls enabling/disabling of the IOSTOP mode.



○ IOA7, 6: I/O Address Relocation (bits 7-6)

IOA7 and IOA6 relocate on-chip I/O as shown in Fig. 2.5.1. Note that the high-order 8 bits of 16-bit on-chip I/O addresses are always 0. IOA7 and IOA6 are cleared = 0 during RESET.

○ IOSTP: IOSTOP Mode (bit 5)

IOSTOP low power consumption mode is enabled when IOSTP is set = 1. Normal I/O operation resumes when IOSTP is reset = 0. IOSTP is cleared = 0 during RESET.

The on-chip I/O and control register addresses are shown in Table 2.5.1. These addresses are relative to the 64 bytes boundary base address specified in ICR.




Figure 2.5.1 On-chip I/O Address Relocation

Table 2.5.1 I/O Address Map (1)

	Register	Mnemonic	Address	
			Binary	Hexadecimal
ASCII	ASCII Control Register A Ch 0	CNTLA0	XX000000	00H
	ASCII Control Register A Ch 1	CNTLA1	XX000001	01H
	ASCII Control Register B Ch 0	CNTLBO	XX000010	02H
	ASCII Control Register B Ch 1	CNTLB1	XX000011	03H
	ASCII Status Register Ch 0	STAT0	XX000100	04H
	ASCII Status Register Ch 1	STAT1	XX000101	05H
	ASCII Transmit Data Register Ch 0	TDR0	XX000110	06H
	ASCII Transmit Data Register Ch 1	TDR1	XX000111	07H
	ASCII Receive Data Register Ch 0	RDR0	XX001000	08H
	ASCII Receive Data Register Ch 1	RDR1	XX001001	09H
CSI/O	CSI/O Control Register	CNTR	XX001010	0AH
	CSI/O Transmit/ Receive Data Register	TRDR	XX001011	0BH
Timer	Timer Data Register Ch 0L	TMDROL	XX001100	0CH
	Timer Data Register Ch 0H	TMDROH	XX001101	0DH
	Reload Register Ch 0L	RLDROL	XX001110	0EH
	Reload Register Ch 0H	RLDROH	XX001111	0FH
	Timer Control Register	TCR	XX010000	10H
	Reserved		XX010001	11H
			}	}
			XX010011	13H
	Timer Data Register Ch 1L	TMDR1L	XX010100	14H
	Timer Data Register Ch 1H	TMDR1H	XX010101	15H
	Reload Register Ch 1L	RLDR1L	XX010110	16H
	Reload Register Ch 1H	RLDR1H	XX010111	17H
	Reserved		XX011000	18H
			}	}
			XX011111	1FH

Table 2.5.1 I/O Address Map (2)

	Register	Mnemonic	Address	
			Binary	Hexadecimal
DMA	DMA Source Address Register Ch OL	SAROL	XX100000	20H
	DMA Source Address Register Ch OH	SAROH	XX100001	21H
	DMA Source Address Register Ch OB	SAROB	XX100010	22H
	DMA Destination Address Register Ch OL	DAROL	XX100011	23H
	DMA Destination Address Register Ch OH	DAROH	XX100100	24H
	DMA Destination Address Register Ch OB	DAROB	XX100101	25H
	DMA Byte Count Register Ch OL	BCROL	XX100110	26H
	DMA Byte Count Register Ch OH	BCROH	XX100111	27H
	DMA Memory Address Register Ch 1L	MAR1L	XX101000	28H
	DMA Memory Address Register Ch 1H	MAR1H	XX101001	29H
	DMA Memory Address Register Ch 1B	MAR1B	XX101010	2AH
	DMA I/O Address Register Ch 1L	IAR1L	XX101011	2BH
	DMA I/O Address Register Ch 1H	IAR1H	XX101100	2CH
	Reserved		XX101101	2DH
	DMA Byte Count Register Ch 1L	BCR1L	XX101110	2EH
	DMA Byte Count Register Ch 1H	BCR1H	XX101111	2FH
	DMA Status Register	DSTAT	XX110000	30H
	DMA Mode Register	DMODE	XX110001	31H
	DMA/ WAIT Control Register	DCNTL	XX110010	32H
INT	IL Register (INT Vector Register)	IL	XX110011	33H
	INT/ TRAP Control Register	ITC	XX110100	34H
	Reserved		XX110101	35H

Table 2.5.1 I/O Address Map (3)

	Register	Mnemonic	Address	
			Binary	Hexadecimal
Refresh	Refresh Control Register	RCR	XX110110	36H
	Reserved		XX110111	37H
MMU	MMU Common Base Register	CBR	XX111000	38H
	MMU Bank Base Register	BBR	XX111001	39H
	MMU Common/Bank Area Register	CBAR	XX111010	3AH
I/O	Reserved		XX111011	3BH
			XX111110	3EH
	I/O Control Register	ICR	XX111111	3FH

I/O ADDRESSING NOTES

The on-chip I/O register addresses are located in the I/O address space from 0000H to 00FFH (16-bit I/O addresses). Thus, to access the on-chip I/O registers (using I/O instructions), the high-order 8 bits of the 16-bit I/O address must be 0.

The conventional I/O instructions (OUT (m), A/ IN A, (m) / OUTI / INI/ etc.) place the contents of a CPU register on the high-order 8 bits of the address bus, and thus may be difficult to use for accessing on chip I/O registers.

For efficient on-chip I/O register access, a number of new instructions have been added which force the high-order 8 bits of the 16-bit I/O address to 0. These instructions are IN0, OUT0, OTIM, OTIMR, OTDM, OTDMR and TSTIO (See section 3.1 Instruction Set).

Note that when writing to an internal I/O register, the same I/O write occurs on the external bus. However, the duplicate external I/O write cycle will exhibit internal I/O write cycle timing. For example, the WAIT* input and programmable wait state generator are ignored. Similarly, internal I/O read cycles also cause a duplicate external I/O read cycle — however, the external read data is ignored by the HD64180.

Normally, external I/O addresses should be chosen to avoid overlap with internal I/O addresses to avoid duplicate I/O accesses.

2.6 Memory Management Unit (MMU)

The HD64180 contains an on-chip MMU which performs the translation of the CPU 64k bytes (16-bit addresses- 0000H to FFFFH) logical memory address space into a 512k bytes (19-bit addresses- 00000H to 7FFFFH) physical memory address space. Address translation occurs internally in parallel with other CPU operation.

LOGICAL ADDRESS SPACES

The 64k bytes CPU logical address space is interpreted by the MMU as consisting of up to three separate logical address areas, Common Area 0, Bank Area and Common Area 1.

As shown in Fig. 2.6.1 a variety of logical memory configurations are possible. The boundaries between the Common and Bank areas can be programmed with 4k bytes resolution.




Figure 2.6.1 Logical Address Mapping Examples

LOGICAL TO PHYSICAL ADDRESS TRANSLATION

Fig. 2.6.2 shows an example in which the three logical address space portions are mapped into a 512k bytes physical address space. The important points to note are that Common and Bank areas can overlap and that Common Area 1 and Bank Area can be freely relocated (on 4k bytes physical address boundaries). Common Area 0 (if it exists) is always based at physical address 0.




Figure 2.6.2 Logical → Physical Memory Mapping Example

MMU BLOCK DIAGRAM

The MMU block diagram is shown in Fig. 2.6.3. The MMU translates internal 16-bit logical addresses to external 19-bit physical addresses.




Figure 2.6.3 MMU Block Diagram

Whether address translation takes place depends on the type of CPU cycle as follows.

(1) Memory Cycles

Address Translation occurs for all memory access cycles including instruction and operand fetches, memory data reads and writes, hardware interrupt vector fetch and software interrupt restarts.

(2) I/O Cycles

The MMU is logically bypassed for I/O cycles. The 16-bit logical I/O address space corresponds directly with the 16-bit physical I/O address space. The three high order bits (A₁₆-A₁₈) of the physical address are always 0 during I/O cycles.




Figure 2.6.4 I/O Address Translation

(3) DMA Cycles

When the HD64180 on-chip DMAC is using the external bus, the MMU is physically bypassed. The 19-bit source and destination registers in the DMAC are directly output on the physical address bus (A₀-A₁₈).

MMU REGISTERS

Three MMU registers are used to program a specific configuration of logical and

physical memory.

- (1) MMU Common/Bank Area Register (CBAR)
- (2) MMU Common Base Register (CBR)
- (3) MMU Bank Base Register (BBR)

CBAR is used to define the logical memory organization, while CBR and BBR are used to relocate logical areas within the 512k bytes physical address space. The resolution for both setting boundaries within the logical space and relocation within the physical space is 4k bytes.

The CAR field of CBAR determines the start address of Common Area 1 (Upper Common) and by default, the end address of the Bank Area. The BAR field determines the start address of the Bank Area and by default, the end address of Common Area 0 (Lower Common).

The CA and BA fields of CBAR may be freely programmed subject only to the restriction that CA may never be less than BA. Fig. 2.6.5 and Fig. 2.6.6 shows examples of logical memory organizations associated with different values of CA and BA.




Figure 2.6.5 Logical Memory Organization





Figure 2.6.6 Logical Space Configuration (Example)

MMU REGISTER DESCRIPTION

MMU Common/Bank Area Register (CBAR)

CBAR specifies boundaries within the HD64180 64k bytes logical address space for up to three areas, Common Area 0, Bank Area and Common Area 1.



○ CA3-CA0: CA (bits 7-4)

CA specifies the start (low) address (on 4k bytes boundaries) for the Common Area 1. This also determines the last address of the Bank Area. All bits of CA are set to 1 during RESET.

○ BA3-BA0: BA (bits 3-0)

BA specifies the start (low) address (on 4k bytes boundaries) for the Bank Area. This also determines the last address of the Common Area 0. All bits of BA are reset to 0 during RESET.

MMU Common Base Register (CBR)

CBR specifies the base address (on 4k bytes boundaries) used to generate a 19-bit physical address for Common Area 1 accesses. All bits of CBR are reset to 0 during RESET.

MMU Common Base Register (CBR : I/O Address = 38H)

bit	7	6	5	4	3	2	1	0
	—	CB 6	CB 5	CB 4	CB 3	CB 2	CB 1	CB 0
		R/W	R/W	R/W	R/W	R/W	R/W	R/W

MMU Bank Base Register (BBR)

BBR specifies the base address (on 4k bytes boundaries) used to generate a 19-bit physical address for Bank Area accesses. All bits of BBR are reset to 0 during RESET.

MMU Bank Base Register (BBR : I/O Address = 39H)

bit	7	6	5	4	3	2	1	0
	—	BB 6	BB 5	BB 4	BB 3	BB 2	BB 1	BB 0
		R/W	R/W	R/W	R/W	R/W	R/W	R/W

PHYSICAL ADDRESS TRANSLATION

Fig. 2.6.7 shows the way in which physical addresses are generated based on the contents of CBAR, CBR and BBR. MMU comparators classify an access by logical area as defined by CBAR. Depending on which of the three potential logical areas (Common Area 1, Bank Area or Common Area 0) is being accessed, the appropriate 7-bit base address is added to the high-order 4 bits of the logical address, yielding a 19-bit physical address. CBR is associated with Common Area 1 accesses. Common Area 0 accesses use a (non-accessible, internal) base register which contains 0. Thus, Common Area 0, if defined, is always based at physical address 0.




Figure 2.6.7 Physical Address Generation

MMU AND RESET

During RESET, all bits of the CA field of CBAR are set to 1 while all bits of the BA field of CBAR, CBR and BBR are reset to 0. The logical 64k bytes address space corresponds directly with the first 64k bytes (0000H to FFFFH) of the 512k bytes (00000H to 7FFFFH) physical address space. Thus, after RESET, the HD64180 will begin execution at logical and physical address 0.

MMU REGISTER ACCESS TIMING

When data is written into CBAR, CBR or BBR, the value will be effective from the cycle immediately following the I/O write cycle which updates these registers.

Care must be taken during MMU programming to insure that CPU program execution is not disrupted. Observe that the next cycle following MMU register programming will normally be an op-code fetch from the newly translated address. One simple technique is to localize all MMU programming routines in a Common Area that is always enabled.

2.7 Interrupts

The HD64180 CPU has twelve interrupt sources, four external and eight internal, with fixed priority.




Figure 2.7.1 Interrupt Sources

This section explains the CPU registers associated with interrupt processing, the TRAP interrupt, interrupt response modes and the external interrupts. The detailed discussion of internal interrupt generation (except TRAP) is presented in the appropriate hardware section (i.e. PRT, DMAC, ASCI and CSI/O).

INTERRUPT CONTROL REGISTERS AND FLAGS

The HD64180 contains three registers and two flags which are associated with interrupt processing.

Function	Name	Access Method
(1) Interrupt Vector High	I	LD A, I and LD I, A instructions
(2) Interrupt Vector Low	IL	I/O instruction (addr=33H)
(3) Interrupt/Trap Control	ITC	I/O instruction (addr=34H)
(4) Interrupt Enable Flag 1,2	IEF1,2	EI and DI LD A, I LD A, R instructions

Interrupt Vector Register (I)

Mode 2 for INT₀ external interrupt, INT₁ and INT₂ external interrupts and all internal interrupts (except TRAP) use a programmable vectored technique to determine the address at which interrupt processing starts. In response to the interrupt a 16-bit address is generated. This address accesses a vector table in memory to obtain the address at which execution restarts.


While the method for generation of the least significant byte of the table address differs, all vectored interrupts use the contents of I as the most significant byte of the table address. By programming the contents of I, vector tables can be relocated on 256 bytes boundaries throughout the 64k bytes logical address space.

Note that I is read/written with the LD A, I and LD I, A instructions rather than I/O (IN, OUT) instructions.

I is initialized to 0 during RESET.

Interrupt Vector Low Register (IL)

Interrupt Vector Low Register (IL : I/O Address = 33H)




This register determines the most significant three bits of the low order byte of the interrupt vector table address for external interrupts INT1 and INT2 and all internal interrupts (except TRAP). The five least significant bits are fixed for each specific interrupt source. By programming IL the vector table can be relocated on 32 bytes boundaries.

IL is initialized to 0 during RESET.

INT/TRAP Control Register (ITC)

INT/TRAP Control Register (ITC : I/O Address = 34H)



ITC is used to handle TRAP interrupts and to enable or disable the external maskable interrupt inputs INT0*, INT1* and INT2*.

○ TRAP (bit 7)

This bit is set to 1 when an undefined op-code is fetched. TRAP can be reset under program control by writing it with 0, however it cannot be written with 1 under program control. TRAP is reset to 0 during RESET.

○ UFO: Undefined Fetch Object (bit 6)

When a TRAP interrupt occurs (TRAP bit set to 1), the contents of UFO allow determination of the starting address of the undefined instruction. This is necessary since the TRAP may occur on either the second or third byte of the op-code. UFO allows the stacked PC value (stacked in response to TRAP) to be correctly adjusted. If UFO = 0, the first op-code should be interpreted as the stacked PC-1. If UFO = 1, the first op-code address is stacked PC-2. UFO is read-only.

○ ITE2,1,0: Interrupt Enable 2,1,0 (bits 2-0)

ITE2, ITE1 and ITE0 enable and disable the external interrupt inputs INT2*, INT1* and INT0* respectively. If reset to 0, the interrupt is masked. During RESET, ITE0 is initialized to 1 while ITE1 and ITE2 are initialized to 0.

Interrupt Enable Flag 1,2 (IEF1,2)

IEF1 controls the overall enabling and disabling of all internal and external maskable interrupts (i.e. all interrupts except NMI and TRAP).

If IEF1 = 0, all maskable interrupts are disabled. IEF1 can be reset to 0 by the DI (Disable Interrupts) instruction and set to 1 by the EI (Enable Interrupts) instruction.

The purpose of IEF2 is to correctly manage the occurrence of NMI. During NMI, the prior interrupt reception state is saved and all maskable interrupts are automatically disabled (IEF1 copied to IEF2 and then IEF1 cleared to 0). At the end of the NMI interrupt service routine, execution of the RETN (Return from Non-maskable Interrupt) will automatically restore the interrupt receiving state (by copying IEF2 to IEF1) prior to the occurrence of NMI.

IEF2 state can be reflected in the P/V bit of the CPU Status register by execution of the (a) LD A, I or (b) LD A, R instructions.

Table 2.7.1 shows the state of IEF1 and IEF2.

Table 2.7.1 State of IEF1 and IEF2

CPU Operation	IEF1	IEF2	REMARKS
RESET	0	0	Inhibits the interrupt except NMI and TRAP.
NMI	0	IEF1	Copies the contents of IEF1 to IEF2.
RETN	IEF2	not affected	Returns from the NMI service routine.
Interrupt except NMI and TRAP	0	0	Inhibits the interrupt.
RETI	not affected	not affected	
TRAP	not affected	not affected	
EI	1	1	
DI	0	0	
LD A, I	not affected	not affected	Transfers the contents of IEF2 to P/V flag.
LD A, R	not affected	not affected	Transfers the contents of IEF2 to P/V flag.

TRAP INTERRUPT

The HD64180 generates a non-maskable (not affected by the state of IEF1) TRAP interrupt when an undefined op-code fetch occurs. This feature can be used to increase software reliability, implement an 'extended' instruction set, or both. TRAP may occur during op-code fetch cycles and also if an undefined op-code is fetched during the interrupt acknowledge cycle for INT0 when Mode 0 is used.

When a TRAP interrupt occurs the HD64180 operates as follows.

- (1) The TRAP bit in the Interrupt TRAP/Control (ITC) register is set to 1.
- (2) The current PC (Program Counter) value, reflecting the location of the undefined op-code, is saved on the stack.

- (3) The HD64180 vectors to logical address 0. Note that if logical address 0 is mapped to physical address 0, the vector is the same as for RESET. In this case, testing the TRAP bit in ITC will reveal whether the restart at physical address 0 was caused by RESET or TRAP.

The state of the UFO (Undefined Fetch Object) bit in ITC allows TRAP handling software to correctly 'adjust' the stacked PC depending on whether the second or third byte of the op-code generated the TRAP. If $UFO = 0$, the starting address of the invalid instruction is equal to the stacked PC-1. If $UFO = 1$, the starting address of the invalid instruction is equal to the stacked PC-2. Fig. 2.7.2 shows TRAP Timing.

Note that Bus Release cycle, Refresh cycle, DMA cycle and WAIT cycle can't be inserted just after T_{TP} state which is inserted for TRAP interrupt sequence.




Figure 2.7.2(a) TRAP — 2nd Op-code Undefined




Figure 2.7.2(b) TRAP — 3rd Op-code Undefined

EXTERNAL INTERRUPTS

The HD64180 has four external hardware interrupt inputs.

- (1) NMI — Non-maskable Interrupt
- (2) INT0 — Maskable Interrupt Level 0
- (3) INT1 — Maskable Interrupt Level 1
- (4) INT2 — Maskable Interrupt Level 2

NMI, INT1 and INT2 have fixed interrupt response modes. INT0 has three different software programmable interrupt response modes — Mode 0, Mode 1 and Mode 2.

NMI — Non-Maskable Interrupt

The NMI* interrupt input is edge sensitive and cannot be masked by software. When NMI* is detected, the HD64180 operates as follows.

- (1) DMAC operation is suspended by the clearing of the DME (DMA Main Enable) bit in DCNTL.
- (2) The PC is pushed onto the stack.
- (3) The contents of IEF1 are copied to IEF2. This saves the interrupt reception state that existed prior to NMI.
- (4) IEF1 is cleared to 0. This disables all external and internal maskable interrupts (i.e. all interrupts except NMI and TRAP).
- (5) Execution commences at logical address 66H.

The last instruction of an NMI service routine should be RETN (Return from Non-maskable Interrupt). This restores the stacked PC, allowing the interrupted program to continue. Furthermore, RETN causes IEF2 to be copied to IEF1, restoring the interrupt reception state that existed prior to the NMI.

Note that NMI, since it can be accepted during HD64180 on-chip DMAC operation, can be used to externally interrupt DMA transfer. The NMI service routine can reactivate or abort the DMA operation as required by the application.

For NMI, special care must be taken to insure that interrupt inputs do not 'over-run' the NMI service routine. Unlimited NMI* inputs without a corresponding number of RETN instructions will eventually cause stack overflow.

Fig. 2.7.3 shows the use of NMI and RETN while Fig. 2.7.4 details NMI response timing. The NMI response sequence is activated, if the internally latched edge sensitive NMI* input is detected at the falling edge of T2 (or Tw).




Figure 2.7.3 NMI Sequence




Figure 2.7.4 NMI Timing

INT0 — Maskable Interrupt Level 0

The next highest priority external interrupt after NMI is INT0. The interrupt is masked if either the IEF1 flag or the ITE0 (Interrupt Enable 0) bit in ITC are reset to 0. Note that after RESET the state is as follows.

- (1) IEF1 is 0, so INT0 is masked.
- (2) ITE0 is 1, so INT0 is enabled by execution of the EI (Enable Interrupts) instruction.

The INT0 interrupt is unique in that three programmable interrupt response modes are available — Mode 0, Mode 1 and Mode 2. The specific mode is selected with the IM0, IM1 and IM2 (Set Interrupt Mode) instructions. During RESET, the HD64180 is initialized to use Mode 0 for INT0.

The three interrupt response modes for INT0 are...

- (1) Mode 0 — Instruction fetch from data bus.
- (2) Mode 1 — Restart at logical address 38H.
- (3) Mode 2 — Low byte vector table address fetch from data bus.

○ INT0 Mode 0

During the interrupt acknowledge cycle, an instruction is fetched from the data bus (D0-D7). Often, this instruction is one of the eight single byte RST (RESTART) instructions which stack the PC and restart execution at a fixed logical address. However, multibyte instructions can be processed if the interrupt acknowledging device can provide a multibyte response. Unlike all other interrupts, the PC is not automatically stacked.

Note that TRAP interrupt will occur if an invalid instruction is fetched during Mode 0 interrupt acknowledge.

Fig. 2.7.5 shows INT0 Mode 0 Timing.




Figure 2.7.5 INT0 Mode 0 Timing
(RST Instruction on the Data Bus)

○ INT0 Mode 1

When INT0* is received, the PC is stacked and instruction execution restarts at logical address 38H. Both IEF1 and IEF2 flags are reset to 0, disabling all maskable interrupts. The interrupt service routine should normally terminate with the EI (Enable Interrupts) instruction followed by the RETI (Return from Interrupt) instruction, so that the interrupts are reenabled. Fig. 2.7.6 shows the use of INT0 (Mode 1) and RETI.

Fig. 2.7.7 shows INT0 interrupt Mode 1 timing.




Figure 2.7.6 INT0 Mode 1 Interrupt Sequence




Figure 2.7.7 INT0 Mode 1 Timing

○ INT0 Mode 2

This method determines the restart address by reading the contents of a table residing in memory. The table consists of up to 128 two-byte restart addresses stored in low byte, high byte order.

The table address is located on 256 bytes boundaries in the 64k bytes logical address space as programmed in the 8-bit I (Interrupt Vector) register. Fig. 2.7.8 shows the Vector table.

Next, the PC is stacked. Finally, the 16-bit restart address is fetched from the table and execution commences at that address.

Note that external vector acquisition is indicated by LIR* and IOE* both LOW. Two wait states are automatically inserted for external vector fetch cycles.

During RESET the I register is initialized to 0 and, if necessary, should be set to a different value prior to the occurrence of a Mode 2 INT0 interrupt. Fig. 2.7.9 shows INT0 interrupt Mode 2 Timing.




Figure 2.7.8 INT0 Mode 2 Vector Acquisition




Figure 2.7.9 INT0 Mode 2 Timing

INT1, INT2

The operation of external interrupts INT1 and INT2 is a vector mode similar to INT0 Mode 2. The difference is that INT1 and INT2 generate the low-order byte of vector table address using the IL (Interrupt Vector Low) register rather than fetching it from the data bus. This is also the interrupt response sequence used for all internal interrupts (except TRAP).

As shown in Fig. 2.7.10 the low-order byte of vector table address is comprised of the most significant three bits of the software programmable IL register while the least significant five bits are a unique fixed value for each interrupt (INT1, INT2 and internal) source.

INT1* and INT2* are globally masked by IEF1 = 0. Each is also individually maskable by respectively clearing the ITE1 and ITE2 (bits 1, 2) of the ITC register to 0.

During RESET, IEF1, ITE1 and ITE2 bits are reset = 0.

INTERNAL INTERRUPTS

Internal interrupts (except TRAP) use the same vectored response mode as INT1 and INT2 (Fig. 2.7.10). Internal interrupts are globally masked by IEF1 = 0. Individual internal interrupts are enabled/disabled by programming each in-

dividual I/O (PRT, DMAC, CSI/O, ASCI) control register. The lower vector of INT and internal interrupt are summarized in Table 2.7.2.




Figure 2.7.10 INT1, INT2 and Internal Interrupts Vector Acquisition


Table 2.7.2 Interrupt Source and Lower Vector

Interrupt Source	Priority	IL			Fixed Code				
		b7	b6	b5	b4	b3	b2	b1	b0
INT1	Highest ↑ ↓ Lowest	*	*	*	0	0	0	0	0
INT2		*	*	*	0	0	0	1	0
Timer channel 0		*	*	*	0	0	1	0	0
Timer channel 1		*	*	*	0	0	1	1	0
DMA channel 0		*	*	*	0	1	0	0	0
DMA channel 1		*	*	*	0	1	0	1	0
CSI/O		*	*	*	0	1	1	0	0
ASCI channel 0		*	*	*	0	1	1	1	0
ASCI channel 1		*	*	*	1	0	0	0	0

* Programmable

INTERRUPT ACKNOWLEDGE CYCLE TIMING

Fig. 2.7.11 shows interrupt acknowledge cycle timing for internal interrupts, INT1 and INT2.



MC: Machine Cycle.

* Two wait state is automatically inserted.

Figure 2.7.11 INT1, INT2 and Internal Interrupts Timing

INTERRUPT SOURCES AND RESET

I Register

All bits reset to 0.

Since $I = 0$ locates the vector tables starting at logical address 0, vectored interrupts (INT0 Mode 2, INT1, INT2 and internal interrupts) will overlap with fixed restart interrupts like RESET (0), NMI (66H), INT0 Mode 1 (38H) and RST (00H - 38H). The vector table(s) can be built elsewhere in memory and located on 256 bytes boundaries by reprogramming I with the LD I, A instruction.

IL Register

Bits b7, b6 and b5 are reset to 0.

The IL register can be programmed to locate the vector table for INT1, INT2 and internal interrupts on 32 bytes sub-boundaries within the 256 bytes area specified by I.

IEF1, IEF2 Flags

Reset to 0.

Interrupts other than NMI and TRAP are disabled.

ITC Register

ITE0 set to 1. ITE1, ITE2 reset to 0.

INT0* can be enabled by the EI instruction, which sets IEF1 = 1. To enable INT1* and INT2* also requires that the ITE1 and ITE2 bits be respectively set = 1 by writing to ITC.

I/O Control Registers

Interrupt enable bits reset to 0.

All HD64180 on-chip I/O (PRT, DMAC, CSI/O, ASCI) interrupts are disabled and can be individually enabled by writing to each I/O control register interrupt enable bit.

2.8 Dynamic RAM Refresh Control

The HD64180 incorporates a dynamic RAM refresh control circuit including 8 bit refresh address generation and programmable refresh timing. This circuit generates asynchronous refresh cycles inserted at the programmable interval independent of CPU program execution. For systems which don't use dynamic RAM, the refresh function can be disabled.

When the internal refresh controller determines that a refresh cycle should occur, the current instruction is interrupted at the first breakpoint between machine cycles. The refresh cycle is inserted by placing the refresh address on A0-A7 and the REF* output is driven LOW.

Refresh cycles may be programmed to be either two or three clock cycles in duration by programming the REFW (Refresh Wait) bit in RCR (Refresh Control

Register). Note that the external WAIT* input and the internal wait state generator are not effective during refresh.

Fig. 2.8.1 shows the timing of a refresh cycle with a refresh wait (Trw) cycle.




Figure 2.8.1 Refresh Timing

Refresh Control Register (RCR)

RCR specifies the interval and length of refresh cycles, as well as enabling or disabling the refresh function.

Refresh Control Register (RCR: I/O Address = 36H)

bit 7	6	5	4	3	2	1	0
REFE	REFW	—	—	—	—	CYC1	CYC0
R/W	R/W					R/W	R/W

○ REFE: Refresh Enable (bit 7)

REFE = 0 disables the refresh controller while REFE = 1 enables refresh cycle insertion. REFE is set = 1 during RESET.

○ REFW: Refresh Wait (bit 6)

REFW = 0 causes the refresh cycle to be two clocks in duration. REFW = 1 causes the refresh cycle to be three clocks in duration by adding a refresh wait cycle (Trw). REFW is set = 1 during RESET.

○ CYC1, 0: Cycle Interval (bit 1, 0)

CYC1 and CYC0 specify the interval (in clock cycles) between refresh cycles.

In the case of dynamic RAMs requiring 128 refresh cycles every 2 ms (or 256 cycles every 4 ms), the required refresh interval is less than or equal to 15.625 μ s. Thus, the underlined values indicate the best refresh interval depending on CPU clock frequency. CYC0 and CYC1 are cleared = 0 during RESET.

Table 2.8.1 Refresh Interval

CYC1	CYC0	Insertion interval	Time interval				
			ϕ : 10 MHz	8 MHz	6 MHz	4 MHz	2.5 MHz
0	0	10 states	1.0 μ s	1.25 μ s	1.66 μ s	2.5 μ s	4.0 μ s
0	1	20 states	2.0 μ s	2.5 μ s	3.3 μ s	5.0 μ s	<u>8.0 μs</u>
1	0	40 states	4.0 μ s	5.0 μ s	6.6 μ s	<u>10.0 μs</u>	16.0 μ s
1	1	80 states	<u>8.0 μs</u>	<u>10.0 μs</u>	<u>13.3 μs</u>	20.0 μ s	32.0 μ s

REFRESH CONTROL AND RESET

After RESET, based on the initialized value of RCR, refresh cycles will occur with an interval of 10 clock cycles and be 3 clock cycles in duration.

DYNAMIC RAM REFRESH OPERATION NOTES

- (1) Refresh cycle insertion is stopped when the CPU is in the following states.
 - (a) During RESET
 - (b) When the bus is released in response to BUSREQ*
 - (c) During SLEEP mode
 - (d) During WAIT states
- (2) Refresh cycles are suppressed when the bus is released in response to BUSREQ*. However, the refresh timer continues to operate. Thus, the time at which the first refresh cycle occurs after the HD64180 re-acquires the bus depends on the refresh timer, and has no timing relationship with the bus exchange.
- (3) Refresh cycles are suppressed during SLEEP mode. If a refresh cycle is requested during SLEEP mode, the refresh cycle request is internally 'latched' (until replaced with the next refresh request). The 'latched' refresh cycle is inserted at the end of the first machine cycle after SLEEP mode is exited. After this initial cycle, the time at which the next refresh cycle will occur depending on the refresh time, and has no timing relationship with the exit from SLEEP mode.
- (4) Regarding (2) and (3), the refresh address is incremented by 1 for each successful refresh cycle, not for each refresh request. Thus, independent of the number of 'missed' refresh requests, each refresh bus cycle will use a refresh address incremented by 1 from that of the previous refresh bus cycles.

2.9 DMA Controller (DMAC)

The HD64180 contains a two channel DMA (Direct Memory Access) controller which supports high speed data transfer. Both channels (channel 0 and channel 1) have the following capabilities.

Memory Address Space

Memory source and destination addresses can be directly specified anywhere within the 512k bytes physical address space using 19-bit source and destination memory addresses. In addition, memory transfers can arbitrarily cross 64k bytes physical address boundaries without CPU intervention.

I/O Address Space

I/O source and destination addresses can be directly specified anywhere within the 64k bytes I/O address space (16-bit source and destination I/O addresses).

Transfer Length

Up to 64k bytes can be transferred based on a 16-bit byte count register.

DREQ* Input

Level and edge sense DREQ* input detection are selectable.

TEND* Output

Used to indicate DMA completion to external devices.

Transfer Rate

Each byte transfer can occur every six clock cycles. Wait states can be inserted in DMA cycles for slow memory or I/O devices. At the system clock (ϕ) = 6 MHz, the DMA transfer rate is as high as 1.0 megabytes/second (no wait states).

Additional feature disc for DMA interrupt request by DMA END.

Each channel has additional specific capabilities.

Channel 0

- Memory $\longleftrightarrow$ memory, memory $\longleftrightarrow$ I/O, memory $\longleftrightarrow$ memory mapped I/O transfers
- Memory address increment, decrement, no-change
- Burst or cycle steal memory $\longleftrightarrow$ memory transfers
- DMA to and from both ASCI channels
- Higher priority than DMAC channel 1

Channel 1

- Memory $\longleftrightarrow$ I/O transfer
- Memory address increment, decrement

DMAC Registers

Each channel of the DMAC (channel 0, 1) has three registers specifically associated with that channel.

Channel 0

- SAR0 — Source Address Register
- DAR0 — Destination Address Register
- BCR0 — Byte Count Register

Channel 1

- MAR1 — Memory Address Register
- IAR1 — I/O Address Register
- BCR1 — Byte Count Register

The two channels share three additional registers in common.

- DSTAT — DMA Status Register
- DMODE — DMA Mode Register
- DCNTL — DMA Control Register

Fig. 2.9.1 shows the HD64180 DMAC Block Diagram.




Figure 2.9.1 DMAC Block Diagram

DMAC REGISTER DESCRIPTION

Channel 0 Source Address Register (SAR0: I/O Address = 20H to 22H)

Specifies the physical source address for channel 0 transfers. The register contains 19 bits and may specify up to 512k bytes memory addresses or up to 64k bytes I/O addresses. Channel 0 source can be memory, I/O or memory mapped I/O.

Channel 0 Destination Address Register (DAR0: I/O Address = 23H to 25H)

Specifies the physical destination address for channel 0 transfers. The register contains 19 bits and may specify up to 512k bytes memory addresses or up to 64k bytes I/O addresses. Channel 0 destination can be memory, I/O or memory mapped I/O.

Channel 0 Byte Count Register (BCR0: I/O Address = 26H to 27H)

Specifies the number of bytes to be transferred. This register contains 16 bits and may specify up to 64k bytes transfers. When one byte is transferred, the register is decremented by one. If “n” bytes should be transferred, “n” must be stored before the DMA operation.

Channel 1 Memory Address Register (MAR1: I/O Address = 28H to 2AH)

Specifies the physical memory address for channel 1 transfers. This may be destination or source memory address.

This register contains 19 bits and may specify up to 512k bytes memory addresses.

Channel 1 I/O Address Register (IAR1: I/O Address = 2BH to 2CH)

Specifies the I/O address for channel 1 transfers. This may be destination or source I/O address. This register contains 16 bits and may specify up to 64k bytes I/O addresses.

Channel 1 Byte Count Register (BCR1: I/O Address = 2EH to 2FH)

Specifies the number of bytes to be transferred. This register contains 16 bits and may specify up to 64k bytes transfers. When one byte is transferred, the register is decremented by one.

DMA Status Register (DSTAT)

DSTAT is used to enable and disable DMA transfer and DMA termination interrupts. DSTAT also allows determining the status of a DMA transfer i.e. completed or in progress.

DMA Status Register (DSTAT : I/O Address = 30H)

bit	7	6	5	4	3	2	1	0
	DE 1	DE 0	DWE ₁	DWE ₀	DIE 1	DIE 0	—	DME
	R/W	R/W	W	W	R/W	R/W		R

○ DE1: DMA Enable Channel 1 (bit 7)

When DE1 = 1 and DME = 1, channel 1 DMA is enabled. When a DMA transfer terminates (BCR1 = 0), DE1 is reset to 0 by the DMAC. When DE1 = 0 and the DMA interrupt is enabled (DIE1 = 1), a DMA interrupt request is made to the CPU.

To perform a software write to DE1, DWE1* should be written with 0 during

the same register write access. Writing $DE1 = 0$ disables channel 1 DMA, but DMA is restartable. Writing $DE1 = 1$ enables channel 1 DMA and automatically sets DME (DMA Main Enable) = 1. $DE1$ is cleared = 0 during RESET.

○ **DE0: DMA Enable Channel 0 (bit 6)**

When $DE0 = 1$ and $DME = 1$, channel 0 DMA is enabled. When a DMA transfer terminates ($BCR0 = 0$), $DE0$ is reset to 0 by the DMAC. When $DE0 = 0$ and the DMA interrupt is enabled ($DIE0 = 1$), a DMA interrupt request is made to the CPU.

To perform a software write to $DE0$, $DWE0^*$ should be written with 0 during the same register write access. Writing $DE0 = 0$ disables channel 0 DMA. Writing $DE0 = 1$ enables channel 0 DMA and automatically sets DME (DMA Main Enable) = 1. $DE0$ is cleared = 0 during RESET.

○ **DWE1*: DE1 Bit Write Enable (bit 5)**

When performing any software write to $DE1$, $DWE1^*$ should be written with 0 during the same access. $DWE1^*$ write value of 0 is not held and $DWE1^*$ is always read as 1.

○ **DWE0*: DE0 Bit Write Enable (bit 4)**

When performing any software write to $DE0$, $DWE0^*$ should be written with 0 during the same access. $DWE0^*$ write value of 0 is not held and $DWE0^*$ is always read as 1.

○ **DIE1: DMA Interrupt Enable Channel 1 (bit 3)**

When $DIE1$ is set = 1, the termination of channel 1 DMA transfer (indicated when $DE1 = 0$) causes a CPU interrupt request to be generated. When $DIE1 = 0$, the channel 1 DMA termination interrupt is disabled. $DIE1$ is cleared = 0 during RESET.

○ **DIE0: DMA Interrupt Enable Channel 0 (bit 2)**

When $DIE0$ is set = 1, the termination channel 0 of DMA transfer (indicated when $DE0 = 0$) causes a CPU interrupt request to be generated. When $DIE0 = 0$, the channel 0 DMA termination interrupt is disabled. $DIE0$ is cleared = 0 during RESET.

○ **DME: DMA Main Enable (bit 0)**

A DMA operation is only enabled when its DE bit ($DE0$ for channel 0, $DE1$ for channel 1) and the DME bit are set = 1.

When NMI occurs, DME is reset = 0, thus disabling DMA activity during the NMI interrupt service routine. To restart DMA, $DE0$ and/or $DE1$ should be written with 1 (even if the contents are already 1). This automatically sets $DME = 1$, allowing DMA operations to continue. Note that DME cannot be directly written. It is cleared = 0 by NMI or indirectly set = 1 by setting $DE0$ and/or $DE1 = 1$. DME is cleared = 0 during RESET.

DMA Mode Register (DMODE)

DMODE is used to set the addressing and transfer mode for channel 0.

DMA Mode Register (DMODE : I/O Address = 31H)

bit	7	6	5	4	3	2	1	0
	—	—	DM1	DM0	SM1	SM0	MMOD	—
			R/W	R/W	R/W	R/W	R/W	

○ DM1, DM0: Destination Mode Channel 0 (bits 5-4)

Specifies whether the destination for channel 0 transfers is memory, I/O or memory mapped I/O and the corresponding address modifier. DM1 and DM0 are cleared = 0 during RESET.

Table 2.9.1 Destination

DM1	DM0	Memory/ I/O	Address Increment/Decrement
0	0	Memory	+1
0	1	Memory	-1
1	0	Memory	fixed
1	1	I/O	fixed

○ SM1, SM0: Source Mode Channel 0 (bits 3-2)

Specifies whether the source for channel 0 transfers is memory, I/O or memory mapped I/O and the corresponding address modifier. SM1 and SM0 are cleared = 0 during RESET.

Table 2.9.2 Source

SM1	SM0	Memory/ I/O	Address Increment/Decrement
0	0	Memory	+1
0	1	Memory	-1
1	0	Memory	fixed
1	1	I/O	fixed

Table 2.9.3 shows all DMA transfer mode combinations of DM0, DM1, SM0, SM1. Since I/O $\longleftrightarrow$ I/O transfers are not implemented, twelve combinations are available.

Table 2.9.3 Combination of Transfer Mode

DM1	DM0	SM1	SM0	Transfer Mode	Address Increment/Decrement
0	0	0	0	Memory $\rightarrow$ Memory	SAR+1, DAR+1
0	0	0	1	Memory $\rightarrow$ Memory	SAR-1, DAR+1
0	0	1	0	Memory mapped I/O $\rightarrow$ Memory	SAR fixed, DAR+1
0	0	1	1	I/O $\rightarrow$ Memory	SAR fixed, DAR+1
0	1	0	0	Memory $\rightarrow$ Memory	SAR+1, DAR-1
0	1	0	1	Memory $\rightarrow$ Memory	SAR-1, DAR-1
0	1	1	0	Memory mapped I/O $\rightarrow$ Memory	SAR fixed, DAR-1
0	1	1	1	I/O $\rightarrow$ Memory	SAR fixed, DAR-1
1	0	0	0	Memory $\rightarrow$ Memory mapped I/O	SAR+1, DAR fixed
1	0	0	1	Memory $\rightarrow$ Memory mapped I/O	SAR-1, DAR fixed
1	0	1	0	reserved	
1	0	1	1	reserved	
1	1	0	0	Memory $\rightarrow$ I/O	SAR+1, DAR fixed
1	1	0	1	Memory $\rightarrow$ I/O	SAR-1, DAR fixed
1	1	1	0	reserved	
1	1	1	1	reserved	

○ MMOD: Memory Mode Channel 0 (bit 0)

When channel 0 is configured for memory $\longleftrightarrow$ memory transfers, the external DREQ0* input is not used to control the transfer timing. Instead, two automatic transfer timing modes are selectable — burst (MMOD = 1) and cycle steal (MMOD = 0). For burst memory $\longleftrightarrow$ memory transfers, the DMAC will seize control of the bus continuously until the DMA transfer completes (as shown by the byte count register = 0). In cycle steal mode, the CPU is given a cycle for each DMA byte transfer cycle until the transfer is completed.

For channel 0 DMA with I/O source or destination, the DREQ0* input times the transfer and thus MMOD is ignored. MMOD is cleared = 0 during RESET.

DMA/WAIT Control Register (DCNTL)

DCNTL controls the insertion of wait states into DMAC (and CPU) accesses of memory or I/O. Also, the DMA request mode for each DREQ* (DREQ0* and DREQ1*) input is defined as level or edge sense. DCNTL also sets the DMA transfer mode for channel 1, which is limited to memory $\longleftrightarrow$ I/O transfers.

DMA/WAIT Control Register (DCNTL : I/O Address = 32H)

bit	7	6	5	4	3	2	1	0
	MW11	MW10	IW11	IW10	DMS1	DMS0	DIM1	DIM0
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

○ MW11, MW10: Memory Wait Insertion (bits 7-6)

Specifies the number of wait states introduced into CPU or DMAC memory access cycles. MW11 and MW10 are set = 1 during RESET. See section of Wait State Control for details.

○ IW11, IW10: I/O Wait Insertion (bits 5-4)

Specifies the number of wait states introduced into CPU or DMAC I/O access cycles. IW11 and IW10 are set = 1 during RESET. See section of Wait State Control for details.

○ DMS1, DMS0: DMA Request Sense (bits 3-2)

DMS1 and DMS0 specify the DMA request sense for channel 0 (DREQ0*) and channel 1 (DREQ1*) respectively. When reset to 0, the input is level sense and when set to 1 the input is edge sense. DMS1 and DMS0 are cleared = 0 during RESET.

○ DIM1, DIM0: DMA Channel 1 I/O and Memory Mode (bits 1-0)

Specifies the source/destination and address modifier for channel 1 memory $\longleftrightarrow$ I/O transfer modes. IM1 and IM0 are cleared = 0 during RESET.

Table 2.9.4 Channel 1 Transfer Mode

DIM1	DIM0	Transfer Mode	Address Increment/Decrement
0	0	Memory $\rightarrow$ I/O	MAR+1, IAR fixed
0	1	Memory $\rightarrow$ I/O	MAR-1, IAR fixed
1	0	I/O $\rightarrow$ Memory	IAR fixed, MAR+1
1	1	I/O $\rightarrow$ Memory	IAR fixed, MAR-1

DMA OPERATION

This section discusses the three DMA operation modes for channel 0, memory $\longleftrightarrow$ memory, memory $\longleftrightarrow$ I/O and memory $\longleftrightarrow$ memory mapped I/O. In addition, the operation of channel 0 DMA with the on-chip ASCI (Asynchronous Serial Communication Interface) as well as Channel 1 DMA are described.

Memory $\longleftrightarrow$ Memory – Channel 0

For memory $\longleftrightarrow$ memory transfers, the external DREQ0* input is not used for DMA transfer timing. Rather, the DMA operation is timed in one of two programmable modes – burst or cycle steal. In both modes, the DMA operation will automatically proceed until termination as shown by byte count (BCR0) = 0.

In burst mode, the DMA operation will proceed until termination. In this case, the CPU cannot perform any program execution until the DMA operation is completed.

In cycle steal mode, the DMA and CPU operation are alternated after each DMA byte transfer until the DMA is completed. The sequence ...



... is repeated until DMA is completed. Fig. 2.9.2 shows cycle steal mode DMA timing.




Figure 2.9.2 Cycle Steal Mode

To initiate memory $\longleftrightarrow$ memory DMA for channel 0, perform the following operations.

- (1) Load the memory source and destination addresses into SAR0 and DAR0.
- (2) Specify memory $\longleftrightarrow$ memory mode and address increment/decrement in the SM0, SM1, DM0 and DM1 bits of DMODE.
- (3) Load the number of bytes to transfer in BCR0.
- (4) Specify burst or cycle steal mode in the MMOD bit of DCNTL.
- (5) Program DE0 = 1 (with DWE0* = 0 in the same access) in DSTAT and the DMA operation will start 1 machine cycle later. If interrupt occurs at the same time, the DIE0 bit should be set = 1.

Memory $\longleftrightarrow$ I/O (Memory Mapped I/O) – Channel 0

For memory $\longleftrightarrow$ I/O (and memory $\longleftrightarrow$ memory mapped I/O) the DREQ0* input is used to time the DMA transfers. In addition, the TEND0* (Transfer End) output is used to indicate the last (byte count register, BCR0 = 0) transfer.

The DREQ0* input can be programmed as level or edge sensitive.

When level sense is programmed, the DMA operation begins when DREQ0* is sampled LOW. If DREQ0* is sampled HIGH, after the next DMA byte transfer, control is relinquished to the HD64180 CPU. As shown in Fig. 2.9.3. DREQ0* is sampled at the rising edge of the clock cycle prior to T3 i.e. either T2 or Tw.




Figure 2.9.3 CPU Operation and DMA Operation
(DREQ0 is programmed for level sense)

When edge sense is programmed, DMA operation begins at the falling edge of DREQ0*. If another falling edge is detected before the rising edge of the clock prior to T3 during write cycle (i.e. T2 or Tw), the DMAC continues operating. If an edge is not detected, the CPU is given control after the current byte DMA transfer completes. The CPU will continue operating until a DREQ0* falling edge is detected before the rising edge of the clock prior to T3 at which time the DMA operation will (re)start. Fig. 2.9.4 shows the edge sense DMA timing.




Figure 2.9.4 CPU Operation and DMA Operation
($\overline{\text{DREQ0}}$ is programmed for edge sense)

During the transfers for channel 0, the TEND0* output will go LOW synchronous with the write cycle of the last (BCR0 = 0) DMA transfer as shown in Fig. 2.9.5.




Figure 2.9.5 $\overline{TEND0}$ Output Timing

The DREQ0* and TEND0* pins are programmably multiplexed with the CKA0 and CKA1 ASCII clock input/outputs. However, when DMA channel 0 is programmed for memory $\longleftrightarrow$ I/O (and memory $\longleftrightarrow$ memory mapped I/O) transfers, the CKA0/DREQ0* pin automatically functions as input pin even if it has been programmed as output pin for CKA0. And the CKA1/TEND0* pin functions as output pin for TEND0* by setting CKA1D = 1 in CNTLA1.

To initiate memory $\longleftrightarrow$ I/O (and memory $\longleftrightarrow$ memory mapped I/O) DMA transfer for channel 0, perform the following operations.

- (1) Load the memory and I/O or memory mapped I/O source and destination addresses into SAR0 and DAR0. Note that I/O addresses (not memory mapped I/O) are limited to 16 bits (A0-A15). Make sure that bits A16, and A17 are 0 (A18 is a don't care) to correctly enable the external DREQ0* input.
- (2) Specify memory $\longleftrightarrow$ I/O or memory $\longleftrightarrow$ memory mapped I/O mode and address increment/decrement in the SM0, SM1, DM0 and DM1 bits of DMODE.
- (3) Load the number of bytes to transfer in BCR0.
- (4) Specify whether DREQ0* is edge or level sense by programming the DMS0 bit of DCNTL.
- (5) Enable or disable DMA termination interrupt with the DIE0 bit in DSTAT.
- (6) Program DE0 = 1 (with DWE0* = 0 in the same access) in DSTAT and the DMA operation will begin under the control of the DREQ0* input.

Memory $\longleftrightarrow$ ASCII – Channel 0

Channel 0 has extra capability to support DMA transfer to and from the on-chip two channel ASCII. In this case the external DREQ0* input is not used for DMA timing. Rather, the ASCII status bits are used to generate an internal DREQ0*. The TDRE (Transmit Data Register Empty) bit and the RDRF (Receive Data Register Full) bit are used to generate an internal DREQ0* for ASCII transmission and reception respectively.

To initiate memory $\longleftrightarrow$ ASCII DMA transfer, perform the following operations.

- (1) Load the source and destination addresses into SAR0 and DAR0. Specify the I/O (ASCII) address as follows.

Bits A0-A7 should be contain the address of the ASCII channel transmitter or receiver (I/O addresses 6H-9H).

Bits A8-A15 should equal 0.

Bits A17-A16 should be set according to the following table to enable use of the appropriate ASCII status bit as an internal DMA request.

Table 2.9.5 DMA Request

SAR18	SAR17	SAR16	DMA Transfer Request
X	0	0	DREQ0
X	0	1	RDRF (ASCII channel 0)
X	1	0	RDRF (ASCII channel 1)
X	1	1	reserved

X: Don't care

DAR18	DAR17	DAR16	DMA Transfer Request
X	0	0	DREQ0
X	0	1	TDRE (ASCII channel 0)
X	1	0	TDRE (ASCII channel 1)
X	1	1	reserved

X: Don't care

- (2) Specify memory $\longleftrightarrow$ I/O transfer mode and address increment/decrement in the SM0, SM1, DM0 and DM1 bits of DMODE.
- (3) Load the number of bytes to transfer in BCR0.
- (4) The DMA request sense mode (DMS0 bit in DCNTL) MUST be specified as 'edge sense'.
- (5) Enable or disable DMA termination interrupt with the DIE0 bit in DSTAT.
- (6) Program DE0 = 1 (with DWE0* = 0 in the same access) in DSTAT and the DMA operation with the ASCII will begin under control of the ASCII generated internal DMA request.

The ASCII receiver or transmitter being used for DMA must be initialized to allow the first DMA transfer to begin.

The ASCII receiver must be 'empty' as shown by RDRF = 0.

The ASCII transmitter must be 'full' as shown by TDRE = 0. Thus, the first byte should be written to the ASCII Transmit Data Register under program control. The remaining bytes will be transferred using DMA.

Channel 1 DMA

DMAC Channel 1 can perform memory $\longleftrightarrow$ I/O transfers. Except for different registers and status/control bits, operation is exactly the same as described for channel 0 memory $\longleftrightarrow$ I/O DMA.

To initiate DMA channel 1 memory $\longleftrightarrow$ I/O operation perform the following operations.

- (1) Load the memory address (19 bits) into MAR1.
- (2) Load the I/O address (16 bits) into IAR1.
- (3) Program the source/destination and address increment/decrement mode using the DIM1 and DIM0 bits in DCNTL.
- (4) Specify whether DREQ1* is level or edge sense in the DMS1 bit in DCNTL.
- (5) Enable or disable DMA termination interrupt with the DIE1 bit in DSTAT.
- (6) Program DE1 = 1 (with DWE1* = 0 in the same access) in DSTAT and the DMA operation with the external I/O device will begin using the external DREQ1* input and TEND1* output.

DMA BUS TIMING

When memory (and memory mapped I/O) is specified as a source or destination, ME* goes LOW during the memory access. When I/O is specified as a source or destination, IOE* goes LOW during the I/O access.

When I/O (and memory mapped I/O) is specified as a source or destination, the DMA timing is controlled by the external DREQ* input and the TEND* output indicates DMA termination. Note that external I/O devices may not overlap addresses with internal I/O and control registers, even using DMA.

For I/O accesses, 1 wait state is automatically inserted. Additional wait states can be inserted by programming the on-chip wait state generator or using the external WAIT* input. Note that for memory mapped I/O accesses, this automatic I/O wait state is not inserted.

For memory to memory transfers (channel 0 only), the external DREQ0* input is ignored. Automatic DMA timing is programmed as either burst or cycle steal.

When a DMA memory address carry/borrow between bits A15 and A16 of the address bus occurs (when crossing 64k bytes boundaries), the minimum bus cycle is extended to four clocks by automatic insertion of one internal Ti state.

DMAC CHANNEL PRIORITY

For simultaneous DREQ* requests, channel 0 has priority over channel 1. When channel 0 is performing a memory $\longleftrightarrow$ memory transfer, channel 1 cannot operate until the channel 0 operation has terminated. If channel 1 is operating, channel 0 cannot operate until channel 1 releases control of the bus.

DMAC AND BUSREQ*, BUSACK*

The BUSREQ* and BUSACK* inputs allow another bus master to take control of the HD64180 bus. BUSREQ* and BUSACK* have priority over the on-chip DMAC and will suspend DMAC operation. The DMAC releases the bus to the external bus master at the breakpoint of the DMAC memory or I/O access. Since a single byte DMAC transfer requires a read and a write cycle, it is possible for the DMAC to be suspended after the DMAC read, but before the DMAC write. Even in this case, when the external master releases the HD64180 bus (BUSREQ* HIGH), the on-chip DMAC will correctly continue the suspended DMA operation.

DMAC INTERNAL INTERRUPTS

Fig. 2.9.6 illustrates the internal DMA interrupt request generation circuit.




Figure 2.9.6 DMAC Interrupt Request Circuit Diagram

DE0 and DE1 are automatically cleared = 0 by the HD64180 at the completion (byte count = 0) of a DMA operation for channel 0 and channel 1 respectively. They remain 0 until a 1 is written. Since DE0 and DE1 use level sense, an interrupt will occur if the CPU IEF1 flag is set to 1. Therefore, the DMA termination interrupt service routine should disable further DMA interrupts (by programming the channel DIE bit = 0) before enabling CPU interrupts (i.e. IEF1 is set = 1). After reloading the DMAC address and count registers, the DIE bit can be set = 1 to reenable the channel interrupt, and at the same time DMA can resume by programming the channel DE bit = 1.

DMAC AND NMI

NMI, unlike all other interrupts, automatically disables DMAC operation by clearing the DME bit of DSTAT. Thus, the NMI interrupt service routine may respond to time critical events without delay due to DMAC bus usage. Also, NMI can be effectively used as a external DMA abort input, recognizing that both channels are suspended by the clearing of DME.

If the falling edge of NMI occurs before the falling clock of the state prior to T3 (T2 or Tw), the DMAC will be suspended and the CPU will start the NMI response at the end of the current cycle.

By setting a channels DE bit = 1, that channels operation can be restarted, and DMA will correctly resume from the point at which it was suspended by NMI. See Fig. 2.9.7 for details.




Figure 2.9.7 NMI and DMA Operation

DMAC AND RESET

During RESET the bits in DSTAT, DMODE and DCNTL are initialized as stated in their individual register descriptions. Any DMA operation in progress is stopped allowing the CPU to use the bus to perform the RESET sequence. However, the address register (SAR0, DAR0, MAR1, IAR1) and byte count register (BCR0, BCR1) contents are not changed during RESET.

2.10 Asynchronous Serial Communication Interface (ASCI)

The HD64180 on-chip ASCI has two independent full duplex channels. Based on full programmability of the following functions, the ASCI can directly communicate with a wide variety of standard UARTs (Universal Asynchronous Receiver Transmitter) including the HD6350 CMOS ACIA and the Serial Communication Interface (SCI) contained on the HD6301 series CMOS single chip controllers.

The key functions for ASCI are shown below. Each channel is independently programmable.

- Full duplex communication
- 7- or 8-bit data length
- Program controlled 9th data bit for multiprocessor communication
- 1 or 2 stop bits
- Odd, even, no parity
- Parity, overrun, framing error detection
- Programmable baud rate generator, /16 and /64 modes
Speed to 38.4k bits per second (CPU $f_C = 6.144$ MHz)
- Modem control signals — Channel 0 has DCD0*, CTS0* and RTS0* Channel 1 has CTS1*
- Programmable interrupt condition enable and disable
- Operation with on-chip DMAC

ASCI BLOCK DIAGRAM

Fig. 2.10.1 shows the ASCI Block Diagram.




Figure 2.10.1 ASCII Block Diagram

ASCII REGISTER DESCRIPTION

Transmit Shift Register 0, 1 (TSR0, 1)

When the Transmit Shift Register receives data from the Transmit Data Register (TDR) the data is shifted out to the TXA pin. When transmission is completed, the next byte (if available) is automatically loaded from TDR into TSR and the next transmission starts. If no data is available for transmission, TSR idles by outputting a continuous HIGH level. This register is not program accessible.

Transmit Data Register 0, 1 (TDR0, 1: I/O Address = 06H, 07H)

Data written to the Transmit Data Register is transferred to the TSR as soon as TSR is empty. Data can be written to while TSR is shifting out the previous byte of data. Thus, the ASCII transmitter is double buffered.

Receive Shift Register 0, 1 (RSR0, 1)

This register receives data shifted in on the RXA pin. When full, data is automatically transferred to the Receive Data Register (RDR) if it is empty. If RSR is not empty when the next incoming data byte is shifted in, an overrun error occurs. This register is not program accessible.

Receive Data Register 0, 1 (RDR0, 1: I/O Address = 08H, 09H)

When a complete incoming data byte is assembled in RSR, it is automatically transferred to the RDR if RDR is empty. The next incoming data byte can be shifted into RSR while RDR contains the previous received data byte. Thus, the ASCII receiver is double buffered.

ASCII Status Register 0, 1 (STAT0, 1)

Each channel status register allows interrogation of ASCII communication, error and modem control signal status as well as enabling and disabling of ASCII interrupts.

ASCII Status Register 0 (STAT0 : I/O Address = 04H)

bit 7	6	5	4	3	2	1	0
RDRF	OVRN	PE	FE	R I E	DCD ₀	TDRE	T I E
R	R	R	R	R/W	R	R	R/W

ASCII Status Register 1 (STAT1 : I/O Address = 05H)

bit 7	6	5	4	3	2	1	0
RDRF	OVRN	PE	FE	R I E	CTS I E	TDRE	T I E
R	R	R	R	R/W	R/W	R	R/W

○ RDRF: Receive Data Register Full (bit 7)

RDRF is set = 1 when an incoming data byte is loaded into RDR. Note that if a framing or parity error occurs, RDRF is still set and the receive data (which generated the error) is still loaded into RDR. RDRF is cleared = 0 by reading RDR, when the DCD* input is HIGH, in IOSTOP mode and during RESET.

○ OVRN: Overrun Error (bit 6)

OVRN is set = 1 when RDR is full and RSR becomes full. OVRN is cleared = 0 when the EFR bit (Error Flag Reset) of CNTLA is written = 0, when DCD* is HIGH, in IOSTOP mode and during RESET.

○ PE: Parity Error (bit 5)

PE is set = 1 when a parity error is detected on an incoming data byte and ASCII parity detection is enabled (the MOD1 bit of CNTLA set = 1). PE is cleared = 0 when the EFR bit (Error Flag Reset) of CNTLA is written = 0, when DCD* is HIGH, in IOSTOP mode and during RESET.

○ FE: Framing Error (bit 4)

If a receive data byte frame is delimited by an invalid stop bit (i.e. 0, should be 1), FE is set = 1. FE is cleared = 0 when the EFR bit (Error Flag Reset) of CNTLA is written = 0, when DCD* is HIGH, in IOSTOP mode and during RESET.

○ **RIE: Receive Interrupt Enable (bit 3)**

RIE should be set = 1 to enable ASCII receive interrupt requests. When RIE = 1, if any of the flags RDRF, OVRN, PE, FE become set = 1 an interrupt request is generated. For channel 0, an interrupt will also be generated by the transition of the external DCD0* input from LOW to HIGH. RIE is cleared = 0 during RESET.

○ **DCD0*: Data Carrier Detect (bit 2 STAT0)**

Channel 0 has an external DCD0* input pin. The DCD0* bit is set = 1 when the DCD0* input is HIGH. It is cleared = 0 on the first read of STAT0 following the DCD0* input transition from HIGH to LOW and during RESET. When DCD0* = 1, receiver unit is reset and receiver operation is inhibited.

○ **CTS1E: Channel 1 CTS* Enable (bit 2 STAT1)**

Channel 1 has an external CTS1* input (pin 52) which is multiplexed with the receive data pin (RXS) for the CSI/O (Clocked Serial I/O Port). Setting CTS1E = 1 selects the CTS1* function and clearing CTS1E = 0 selects the RXS function.

○ **TDRE: Transmit Data Register Empty (bit 1)**

TDRE = 1 indicates that the TDR is empty and the next transmit data byte can be written to TDR. After the byte is written to TDR, TDRE is cleared = 0 until the ASCII transfers the byte from the TDR to the TSR, at which time TDRE is again set = 1. TDRE is set = 1 in IOSTOP mode and during RESET. When the external CTS* input is HIGH, TDRE is reset = 0.

○ **TIE: Transmit Interrupt Enable (bit 0)**

TIE should be set = 1 to enable ASCII transmit interrupt requests. If TIE = 1, an interrupt will be requested when TDRE = 1. TIE is cleared = 0 during RESET.

ASCII Control Register A0, 1 (CNTLA0, 1)

Each ASCII channel Control Register A configures the major operating modes such as receiver/transmitter enable and disable, data format, and multiprocessor communication mode.

ASCII Control Register A 0 (CNTLA0 : I/O Address = 00H)

bit 7	6	5	4	3	2	1	0
MPE	RE	TE	RTS ₀	MPBR EFR	MOD2	MOD1	MOD0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

ASCII Control Register A 1 (CNTLA1 : I/O Address = 01H)

bit 7	6	5	4	3	2	1	0
MPE	RE	TE	CKA1D	MPBR EFR	MOD2	MOD1	MOD0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

○ **MPE: Multi Processor Mode Enable (bit 7)**

The ASCI has a multiprocessor communication mode which utilizes an extra data bit for selective communication when a number of processors share a common serial bus. Multiprocessor data format is selected when the MP bit in CNTLB is set = 1. If multiprocessor mode is not selected (MP bit in CNTLB = 0), MPE has no effect. If multiprocessor mode is selected, MPE enables or disables the 'wake-up' feature as follows. If MPE is set = 1, only received bytes in which the MPB (multiprocessor bit) is = 1 can affect the RDRF and error flags. Effectively, other bytes (with MPB = 0) are 'ignored' by the ASCI. If MPE is reset = 0, all bytes, regardless of the state of the MPB data bit, affect the RDRF and error flags. MPE is cleared = 0 during RESET.

○ **RE: Receiver Enable (bit 6)**

When RE is set = 1, the ASCI receiver is enabled. When RE is reset = 0, the receiver is disabled and any receive operation in progress is interrupted. However, the RDRF and error flags are not reset and the previous contents of RDRF and error flags are held. RE is cleared = 0 in IOSTOP mode and during RESET.

○ **TE: Transmitter Enable (bit 5)**

When TE is set = 1, the ASCI transmitter is enabled. When TE is reset = 0, the transmitter is disabled and any transmit operation in progress is interrupted. However, the TDRE flag is not reset and the previous contents of TDRE are held. TE is cleared = 0 in IOSTOP mode and during RESET.

○ **RTS0* – Request to Send Channel 0 (bit 4 in CNTLA0)**

When RTS0* is reset = 0, the RTS0* output pin will go LOW. When RTS0* is set = 1, the RTS0* output immediately goes HIGH. RTS0* is set = 1 during RESET.

○ **CKA1D: CKA1 Clock Disable (bit 4 in CNTLA1)**

When CKA1D is set = 1, the multiplexed CKA1/TEND0* pin (pin 50) is used for the TEND0* function. When CKA1D = 0, the pin is used as CKA1, an external data clock input/output for channel 1. CKA1D is cleared = 0 during RESET.

○ **MPBR/EFR: Multiprocessor Bit Receive/Error Flag Reset (bit 3)**

When multiprocessor mode is enabled (MP in CNTLB = 1), MPBR, when read, contains the value of the MPB bit for the last receive operation. When written = 0, the EFR function is selected to reset all error flags (OVRN, FE and PE) to 0. MPBR/EFR is undefined during RESET.

○ **MOD2, 1, 0: ASCI Data Format Mode 2, 1, 0 (bits 2-0)**

These bits program the ASCI data format as follows.

MOD2

= 0 → 7 bit data

= 1 → 8 bit data

MOD1

= 0 → No parity

= 1 → Parity enabled

MOD0

= 0 → 1 stop bit

= 1 → 2 stop bits

The data formats available based on all combinations of MOD2, MOD1 and MOD0 are shown as follows.

MOD2	MOD1	MOD0	
0	0	0	Start + 7 bit data + 1 stop
0	0	1	Start + 7 bit data + 2 stop
0	1	0	Start + 7 bit data + parity + 1 stop
0	1	1	Start + 7 bit data + parity + 2 stop
1	0	0	Start + 8 bit data + 1 stop
1	0	1	Start + 8 bit data + 2 stop
1	1	0	Start + 8 bit data + parity + 1 stop
1	1	1	Start + 8 bit data + parity + 2 stop

ASCII Control Register B0, 1 (CNTLB0, 1)

Each ASCII channel control register B configures multiprocessor mode, parity and baud rate selection.

ASCII Control Register B 0 (CNTLB0 : I/O Address = 02H)

ASCII Control Register B 1 (CNTLB1 : I/O Address = 03H)

bit 7	6	5	4	3	2	1	0
MPBT	MP	CTS / PS	PEO	DR	SS 2	SS 1	SS 0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

○ MPBT: Multiprocessor Bit Transmit (bit 7)

When multiprocessor communication format is selected (MP bit = 1), MPBT is used to specify the MPB data bit for transmission. If MPBT = 1, then MPB = 1 is transmitted. If MPBT = 0, then MPB = 0 is transmitted. MPBT state is undefined during and after RESET.

○ MP: Multiprocessor Mode (bit 6)

When MP is set = 1, the data format is configured for multiprocessor mode based on the MOD2 (number of data bits) and MOD0 (number of stop bits) bits in CNTLA. The format is as follows.

Start bit + 7 or 8 data bits + MPB bit + 1 or 2 stop bits

Note that multiprocessor (MP = 1) format has no provision for parity. If MP

= 0, the data format is based on MOD0, MOD1 and MOD2 and may include parity. The MP bit is cleared = 0 during RESET.

○ **CTS*/PS: Clear to Send/Prescale (bit 5)**

When read, CTS*/PS reflects the state of the external CTS* input. If the CTS* input pin is HIGH, CTS*/PS will be read as 1. Note that when the CTS* input pin is HIGH, the TDRE bit is inhibited (i.e. held at 0). For channel 1, the CTS1* input is multiplexed with RXS pin (Clocked Serial Receive Data). Thus, CTS*/PS is only valid when read if the channel 1 CTS1E bit = 1 and the CTS1* input pin function is selected. The read data of CTS*/PS is not affected by RESET.

When written, CTS*/PS specifies the baud rate generator prescale factor. If CTS*/PS is set = 1, the system clock (ϕ) is prescaled by 30 while if CTS*/PS is cleared = 0, the system clock is prescaled by 10. CTS*/PS is cleared = 0 during RESET.

○ **PEO: Parity Even Odd (bit 4)**

PEO selects even or odd parity. PEO does not affect the enabling/disabling of parity (MOD1 bit of CNTLA). If PEO is cleared = 0, even parity is selected. If PEO is set = 1, odd parity is selected. PEO is cleared = 0 during RESET.

○ **DR: Divide Ratio (bit 3)**

DR specifies the divider used to obtain baud rate from the data sampling clock. If DR is reset = 0, divide by 16 is used while if DR is set = 1, divide by 64 is used. DR is cleared = 0 during RESET.

○ **SS2, 1, 0: Source/Speed Select 2, 1, 0 (bits 2-0)**

Specify the data clock source (internal or external) and baud rate prescale factor. SS2, SS1, SS0 are all set = 1 during RESET. Table 2.10.2 shows the divide ratio corresponding to SS2, SS1 and SS0.

Table 2.10.1 Divide Ratio

SS2	SS1	SS0	Divide Ratio
0	0	0	1/1
0	0	1	1/2
0	1	0	1/4
0	1	1	1/8
1	0	0	1/16
1	0	1	1/32
1	1	0	1/64
1	1	1	external clock

The external ASCII channel 0 data clock pins are multiplexed with DMA control lines (CKA0/DREQ0* and CKA1/TEND0*). During RESET, these pins are initialized as ASCII data clock inputs. If SS2, SS1 and SS0 are reprogrammed (any other value than SS2, SS1, SS0 = 1) these pins become ASCII data clock outputs. However, if DMAC channel 0 is configured to perform memory $\longleftrightarrow$ I/O (and memory mapped I/O) transfers the CKA0/DREQ0* pin revert to DMA control signals regardless of SS2, SS1, SS0 programming. Also, if the CKA1D bit in the CNTLA register is set = 1, then the CKA1/TEND0* reverts to the DMA Control output function regardless of SS2, SS1 and SS0 programming.

Final data clock rates are based on CTS*/PS (prescale), DR, SS2, SS1, SS0 and the HD64180 clock (ϕ) frequency as shown in Table 2.10.2.

Table 2.10.2 Baud Rate List

Prescaler		Sampling Rate		Baud Rate			General Divide Ratio	Baud Rate (Example) (BPS)			CKA	
PS	Divide Ratio	DR	Rate	SS2, SS1, SS0	Divide Ratio			$\phi=6.144$ MHz	$\phi=4.608$ MHz	$\phi=3.072$ MHz	I/O	Clock Frequency
0	$\div 10$	0	16	0 0 0	$\div 1$	$\phi \div 160$		38400		19200		$\phi \div 10$
				0 0 1	2	320		19200		9600		20
				0 1 0	4	640		9600		4800		40
				0 1 1	8	1280		4800		2400	O	80
				1 0 0	16	2560		2400		1200		160
				1 0 1	32	5120		1200		600		320
				1 1 0	64	10240		600		300		640
				1 1 1	-	$fc \div 160$		-	-	-	I	fc
	1	64		0 0 0	$\div 1$	$\phi \div 640$		9600		4800		$\phi \div 10$
				0 0 1	2	1280		4800		2400		20
				0 1 0	4	2560		2400		1200		40
				0 1 1	8	5120		1200		600	O	80
				1 0 0	16	10240		600		300		160
				1 0 1	32	20480		300		150		320
				1 1 0	64	40960		150		75		640
				1 1 1	-	$fc \div 640$		-	-	-	I	fc
1	$\div 30$	0	16	0 0 0	$\div 1$	$\phi \div 480$			9600			$\phi \div 30$
				0 0 1	2	960			4800			60
				0 1 0	4	1920			2400			120
				0 1 1	8	3840			1200		O	240
				1 0 0	16	7680			600			480
				1 0 1	32	15360			300			960
				1 1 0	64	30720			150			1920
				1 1 1	-	$fc \div 160$		-	-	-	I	fc
	1	64		0 0 0	$\div 1$	$\phi \div 1920$			2400			$\phi \div 30$
				0 0 1	2	3840			1200			60
				0 1 0	4	7680			600			120
				0 1 1	8	15360			300		O	240
				1 0 0	16	30720			150			480
				1 0 1	32	61440			75			960
				1 1 0	64	122880			37.5			1920
				1 1 1	-	$fc \div 640$		-	-	-	I	fc

MODEM CONTROL SIGNALS

ASCII channel 0 has CTS0*, DCD0* and RTS0* external modem control signals. ASCII channel 1 has a CTS1* modem control signal which is multiplexed with RXS pin (Clocked Serial Receive Data).

CTS0*: Clear to Send 0 (input)

The CTS0* input allows external control (start/stop) of ASCII channel 0 transmit operations. When CTS0* is HIGH, channel 0 TDRE bit is held at 0 regardless of whether the TDR0 (Transmit Data Register) is full or empty. When CTS0* is LOW, TDRE will reflect the state of TDR0. Note that the actual transmit operation is not disabled by CTS0* HIGH, only TDRE is inhibited.

DCD0*: Data Carrier Detect 0 (input)

The DCD0* input allows external control (start/stop) of ASCII channel 0 receive operations. When DCD0* is HIGH, channel 0 RDRF bit is held at 0 regardless of whether the RDR0 (Receive Data Register) is full or empty. The error flags (PE, FE and OVRN bits) are also held at 0. Even after the DCD0* input goes LOW, these bits will not resume normal operation until the status register (STAT0) is read. Note that this first read of STAT0, while enabling normal operation, will still indicate the DCD0* input is HIGH (DCD0* bit = 1) even though it has gone LOW. Thus, the STAT0 register should be read twice to insure the DCD0* bit is reset = 0.

RTS0*: Request to Send 0 (output)

RTS0* allows the ASCII to control (start/stop) another communication devices transmission (for example, by connection to that devices CTS* input). RTS0* is essentially a 1 bit output port, having no side effects on other ASCII registers or flags.

CTS1*: Clear to Send 1 (input)

Channel 1 CTS1* input is multiplexed with the RXS pin (Clocked Serial Receive Data). The CTS1* function is selected when the CTS1E bit in STAT1 is set = 1. When enabled, the CTS1* operation is equivalent to CTS0*.

Modem control signal timing is shown in Fig. 2.10.2 (a) and Fig. 2.10.2 (b).




Figure 2.10.2 (a) $\overline{\text{DCD0}}$ Timing




Figure 2.10.2 (b) $\overline{RTS0}$ Timing

ASCII INTERRUPTS

Fig. 2.10.3 shows the ASCII interrupt request generation circuit.




Figure 2.10.3 ASCII Interrupt Request Circuit Diagram

ASCII $\longleftrightarrow$ DMAC Operation

Operation of the ASCII with the on-chip DMAC channel 0 requires the DMAC be correctly configured to utilize the ASCII flags as DMA request signals.

ASCII AND RESET

During RESET, the ASCII status and control registers are initialized as defined in the individual register descriptions.

Receive and Transmit operations are stopped during RESET. However, the contents of the transmit and receive data registers (TDR and RDR) are not changed by RESET.

2.11 Clocked Serial I/O Port (CSI/O)

The HD64180 includes a simple, high speed clock synchronous serial I/O port. The CSI/O includes transmit/receive (half duplex), fixed 8-bit data and internal or external data clock selection. High speed operation (baud rate as high as 200k bits/second at $f_C = 4$ MHz) is provided. The CSI/O is ideal for implementing a multi-processor communication link between the HD64180 and the HMCS400 series (4-bit) and the HD6301 series (8-bit) single chip controllers as well as additional HD64180 CPUs. These secondary devices may typically perform a portion of the system I/O processing such as keyboard scan/decode, LCD interface, etc.

CSI/O BLOCK DIAGRAM

The CSI/O block diagram is shown in Fig. 2.11.1. The CSI/O consists of two registers — the Transmit/Receive Data Register (TRDR) and Control Register (CNTR).




Figure 2.11.1 CSI/O Block Diagram

CSI/O REGISTER DESCRIPTION

Transmit/Receive Data Register (TRDR: I/O Address = OBH)

TRDR is used for both CSI/O transmission and reception. Thus, the system design must insure that the constraints of half-duplex operation are met (Transmit and receive operation can't occur simultaneously). For example, if a CSI/O transmission is attempted at the same time that the CSI/O is receiving data, a CSI/O will not work. Also note that TRDR is not buffered. Therefore, attempting to perform a CSI/O trans-

mit while the previous transmit data is still being shifted out causes the shift data to be immediately updated, thereby corrupting the transmit operation in progress. Similarly, reading TRDR while a transmit or receive is in progress should be avoided.

Control/Status Register (CNTR: I/O Address = 0AH)

CNTR is used to monitor CSI/O status, enable and disable the CSI/O, enable and disable interrupt generation and select the data clock speed and source.

CSI/O Control Register (CNTR : I/O Address = 0AH)

bit 7	6	5	4	3	2	1	0
EF	EIE	RE	TE	—	SS2	SS1	SS0
R	R/W	R/W	R/W		R/W	R/W	R/W

○ EF: End Flag (bit 7)

EF is set = 1 by the CSI/O to indicate completion of an 8-bit data transmit or receive operation. If EIE (End Interrupt Enable) bit = 1 when EF is set = 1, a CPU interrupt request will be generated. Program access of TRDR should only occur if EF = 1. The CSI/O clears EF = 0 when TRDR is read or written. EF is cleared = 0 during RESET and IOSTOP mode.

○ EIE: End Interrupt Enable (bit 6)

EIE should be set = 1 to enable EF = 1 to generate a CPU interrupt request. The interrupt request is inhibited if EIE is reset = 0. EIE is cleared = 0 during RESET.

○ RE: Receive Enable (bit 5)

A CSI/O receive operation is started by setting RE = 1. When RE is set = 1, the data clock is enabled. In internal clock mode, the data clock is output from the CKS pin. In external clock mode, the clock is input on the CKS pin. In either case, data is shifted in on the RXS pin in synchronization with the (internal or external) data clock. After receiving 8 bits of data, the CSI/O automatically clears RE = 0, EF is set = 1 and an interrupt (if enabled by EIE = 1) will be generated. Note that RE and TE should never both be set = 1 at the same time. RE is cleared = 0 during RESET and IOSTOP mode.

Note that the RXS pin (pin 52) is multiplexed with ASCII CTS1* modem control input. In order to enable the RXS function, the CTS1E bit in CNTA1 should be reset = 0.

○ TE: Transmit Enable (bit 4)

A CSI/O transmit operation is started by setting TE = 1. When TE is set = 1, the data clock is enabled. In internal clock mode, the data clock is output from the CKS pin. In external clock mode, the clock is input on the CKS pin. In either case,

data is shifted out on the TXS pin synchronous with the (internal or external) data clock. After transmitting 8 bits of data, the CSI/O automatically clears TE = 0, EF is set = 1 and an interrupt (if enabled by EIE = 1) will be generated. Note that TE and RE should never both be set = 1 at the same time. TE is cleared = 0 during RESET and IOSTOP mode.

○ **SS2, 1, 0: Speed Select 2, 1, 0 (bits 2-0)**

SS2, SS1 and SS0 select the CSI/O transmit/receive clock source and speed. SS2, SS1 and SS0 are all set = 1 during RESET. Table 2.11.1 shows CSI/O Baud Rate Selection.

Table 2.11.1 CSI/O Baud Rate Selection

SS2	SS1	SS0	Divide Ratio	Baud Ratio
0	0	0	$\div 20$	(200000)
0	0	1	$\div 40$	(100000)
0	1	0	$\div 80$	(50000)
0	1	1	$\div 160$	(25000)
1	0	0	$\div 320$	(12500)
1	0	1	$\div 640$	(6250)
1	1	0	$\div 1280$	(3125)
1	1	1	external Clock input (less than $\div 20$)	

() shows the baud rate (BPS) at $\phi = 4 \text{ MHz}$.

After RESET, the CKS pin is configured as an external clock input (SS2, SS1, SS0 = 1). Changing these values causes CKS to become an output pin and the selected clock will be output when transmit or receive operations are enabled.

CSI/O INTERRUPTS

The CSI/O interrupt request circuit is shown in Fig. 2.11.2.




Figure 2.11.2 CSI/O Interrupt Circuit Diagram

CSI/O OPERATION

The CSI/O can be operated using status polling or interrupt driven algorithms.

Transmit — Polling

1. Poll the TE bit in CNTR until = 0.
2. Write the transmit data into TRDR.
3. Set the TE bit in CNTR = 1.
4. Repeat 1 to 3 for each transmit data byte.

Transmit — Interrupts

1. Poll the TE bit in CNTR until = 0.
2. Write the first transmit data byte into TRDR.
3. Set the TE and EIE bits in CNTR = 1.
4. When the transmit interrupt occurs, write the next transmit data byte into TRDR.
5. Set the TE bit in CNTR = 1.
6. Repeat 4 to 5 for each transmit data byte.

Receive — Polling

1. Poll the RE bit in CNTR until = 0.
2. Set the RE bit in CNTR = 1.
3. Poll the RE bit in CNTR until = 0.
4. Read the receive data from TRDR.
5. Repeat 2 to 4 for each receive data byte.

Receive — Interrupts

1. Poll the RE bit in CNTR until = 0.
2. Set the RE and EIE bits in CNTR = 1.
3. When the receive interrupt occurs read the receive data from TRDR.
4. Set the RE bit in CNTR = 1.
5. Repeat 3 to 4 for each receive data byte.

CSI/O OPERATION TIMING NOTES

- (1) Note that transmitter clocking and receiver sampling timings are different from internal and external clocking modes. Fig. 2.11.3 to Fig. 2.11.6 shows CSI/O Transmit/Receive Timing.




Figure 2.11.3 Transmit Timing – Internal Clock




Figure 2.11.4 Transmit Timing – External Clock




Figure 2.11.5 Receive Timing – Internal Clock




Figure 2.11.6 Receive Timing – External Clock

- (2) The transmitter and receiver should be disabled (TE and RE = 0) when initializing or changing the baud rate.

CSI/O OPERATION NOTES

- (1) Disable the transmitter and receiver (TE and RE = 0) before initializing of changing the baud rate. When changing the baud rate after completion of transmission or reception, a delay of a least one bit time is required before baud rate modification.
- (2) When RE or TE is cleared = 0 by software, a corresponding receive or transmit operation is immediately terminated. Normally, TE or RE should only be cleared = 0 when EF = 1.
- (3) Simultaneous transmission and reception is not possible. Thus, TE and RE should not both be 1 at the same time.

CSI/O AND RESET

During RESET each bit in the CNTR is initialized as defined in the CNTR register description.


CSI/O transmit and receive operations in progress are aborted during RESET. However, the contents of TRDR are not changed.

2.12 Programmable Reload Timer (PRT)

The HD64180 contains a two channel 16-bit Programmable Reload Timer. Each PRT channel contains a 16-bit down counter and a 16-bit reload register. The down counter can be directly read and written and a down counter overflow interrupt can be programmably enabled or disabled. In addition, PRT channel 1 has a TOUT output pin (pin 31 — multiplexed with A18) which can be set HIGH or LOW and toggled. Thus PRT1 can perform programmable output waveform generation.

PRT BLOCK DIAGRAM

The PRT block diagram is shown in Fig. 2.12.1. The two channels have separate timer data and reload registers and a common status/control register. The PRT input clock for both channels is equal to the system clock (ϕ) divided by 20.



PRT REGISTER DESCRIPTION

PRT0 and PRT1 each have 16-bit Timer Data Registers (TMDR). TMDR0 and TMDR1 are each accessed as low and high byte registers (TMDR0H, TMDR0L and TMDR1H, TMDR1L). During RESET, TMDR0 and TMDR1 are set = FFFFH.

TMDR can be read and written by software using the following procedures. The read procedure uses a PRT internal temporary storage register to return accurate data without requiring the timer to be stopped. The write procedure requires that the timer be stopped.

For reading (without stopping the timer), TMDR must be read in the order of lower byte — higher byte (TMDRnL, TMDRnH). The lower byte read (TMDRnL) will store the higher byte value in an internal register. The following higher byte read (TMDRnH) will access this internal register. This procedure insures timer data validity by eliminating the problem of potential 16-bit timer updating between each 8-bit read. Specifically, reading TMDR in higher byte — lower byte order may result in invalid data. Note the implications of TMDR higher byte internal storage for applications which may read only the lower and/or higher bytes. In normal operation all TMDR read routines should access both the lower and higher bytes, in that order.

For writing, the TMDR down counting must be inhibited using the TDE (Timer Down Count Enable) bits in the TCR (Timer Control Register), following which any or both higher and lower bytes of TMDR can be freely written (and read) in any order.


Reload Register (RLDR: I/O Address = CH0: 0EH, 0FH CH1: 16H, 17H)

PRT0 and PRT1 each have 16-bit timer Reload Registers (RLDR). RLDR0 and RLDR1 are each accessed as low and high byte registers (RLDR0H, RLDR0L and RLDR1H, RLDR1L). During RESET RLDR0 and RLDR1 are set = FFFFH.

When the TMDR counts down to 0, it is automatically reloaded with the contents of RLDR.

Timer Control Register (TCR)

TCR monitors both channels (PRT0, PRT1) TMDR status and controls enabling and disabling of down counting and interrupts as well as controlling the output pin (A18/TOUT-pin 31) for PRT 1.



○ TIF1: Timer Interrupt Flag 1 (bit 7)

When TMDR1 decrements to 0, TIF1 is set = 1. This can generate an interrupt request if enabled by TIE1 = 1. TIF1 is reset = 0 when TCR is read and the higher or lower byte of TMDR1 are read. During RESET, TIF1 is cleared = 0.

○ TIF0: Timer Interrupt Flag 0 (bit 6)

When TMDR0 decrements to 0, TIF0 is set = 1. This can generate an interrupt request if enabled by TIE0 = 1. TIF0 is reset = 0 when TCR is read and the higher or lower byte of TMDR0 are read. During RESET, TIF0 is cleared = 0.

○ TIE1: Timer Interrupt Enable 1 (bit 5)

When TIE1 is set = 1, TIF1 = 1 will generate a CPU interrupt request. When TIE1 is reset = 0, the interrupt request is inhibited. During RESET, TIE1 is cleared = 0.

○ TIE0: Timer Interrupt Enable 0 (bit 4)

When TIE0 is set = 1, TIF0 = 1 will generate a CPU interrupt request. When TIE0 is reset = 0, the interrupt request is inhibited. During RESET, TIE0 is cleared = 0.

○ TOC1, 0: Timer Output Control (bits 3-2)

TOC1 and TOC0 control the output of PRT1 using the multiplexed A18/TOUT pin as shown below. During RESET, TOC1 and TOC0 are cleared = 0. This selects the address function for A18/TOUT. By programming TOC1 and TOC0, the A18/TOUT pin can be forced HIGH, LOW or toggled when TMDR1 decrements to 0.

TOC1	TOC0	OUTPUT	
0	0	Inhibited	(A18/TOUT pin is selected as an address output function.)
0	1	toggled	(A18/TOUT pin is selected as a Timer output function.)
1	0	0	
1	1	1	

○ TDE1, 0: Timer Down Count Enable (bits 1-0)

TDE1 and TDE0 enable and disable down counting for TMDR1 and TMDR0 respectively. When TDEN is set = 1, down counting is executed for TMDRn. When TDEN is reset = 0, down counting is stopped and TMDRn can be freely read or written. TDE1 and TDE0 are cleared = 0 during RESET and TMDRn will not decrement until TDEN is set = 1.

Fig. 2.12.2 shows timer initialization, count down and reload timing. Fig. 2.12.3 shows timer output (A18/TOUT) timing.




Figure 2.12.2 Timer Operation Timing




Figure 2.12.3 Timer Output Timing




Figure 2.12.4 Timer Interrupt Request Circuit Diagram

PRT INTERRUPTS

The PRT interrupt request circuit is shown in Fig. 2.12.4.

PRT AND RESET

During RESET the bits in TCR are initialized as defined in the TCR register description. Down counting is stopped and the TMDR and RLDR registers are initialized to FFFFH. The A18/TOUT pin reverts to the address output function.

PRT OPERATION NOTES

- (1) TMDR data can be accurately read without stopping down counting by reading the lower (TMDRnL) and higher (TMDRnH) bytes in that order. Or, TMDR can be freely read or written by stopping the down counting.
- (2) Care should be taken to insure that a timer reload does not occur during or between lower (RLDRnL) and higher (RLDRnH) byte writes. This may be guaranteed by system design/timing or by stopping down counting (with TMDR containing a non-zero value) during the RLDR updating.

Similarly, in applications in which TMDR is written at each TMDR overflow, the system/software design should guarantee that RLDR can be updated before the next overflow occurs. Otherwise, time base inaccuracy will occur.

- (3) During RESET, the multiplexed A18/TOUT pin is selected as address bus output function.

By reprogramming the TOC1 and TOC0 bits, the timer output function for PRT channel 1 can be selected. The initial state of the TOUT pin after TOC1 and TOC0 are programmed to select the PRT channel 1 timer output function is as follows.

(1) Timer (channel 1) has not counted down to 0.

If the timer has not counted down to 0 (timed out), the initial state of TOUT depends on the programmed value in TOC1 and TOC0.

TOC1	TOC0	TOUT State After Programming TOC1/TOC0	TOUT State After Next Timeout
0	1	HIGH (1)	LOW (0)
1	0	HIGH (1)	LOW (0)
1	1	HIGH (1)	HIGH (1)

(2) Timer (channel 1) has counted down to 0 at least once.

If the timer has counted down to 0 (timed out) at least once, the initial state of TOUT depends on the number of time outs (even or odd) that have occurred.

Numbers of Timeouts (even or odd)	TOUT State After Programming TOC1/TOC0
Even (2, 4, 6 ...)	HIGH (1)
Odd (1, 3, 5 ...)	LOW (0)

2.13 6800 Type Bus Interface

A large selection of 6800 type peripheral devices can be connected to the HD64180, including the Hitachi 6300 CMOS series (6321 PIA, 6350 ACIA, etc.) as well as 6500 family devices.


These devices require connection with the HD64180 synchronous E clock output. The speed (access time) requirements for the peripheral device are determined by the HD64180 clock rate. Table 2.13.1, Fig. 2.13.1 and Fig. 2.13.2 define E clock output timing.

Table 2.13.1 E Clock Timing in Each Condition

Condition	Duration of E Clock Output "High"
Op-code Fetch Cycle Memory Read/Write Cycle	$T_2\uparrow - T_3\downarrow$ ($1.5 \phi + nw \cdot \phi$)
I/O read Cycle	$1st\ Tw\uparrow - T_3\downarrow$ ($0.5 \phi + nw \cdot \phi$)
I/O Write Cycle	$1st\ Tw\uparrow - T_3\uparrow$ ($nw \cdot \phi$)
NMI Acknowledge 1st MC	$T_2\uparrow - T_3\downarrow$ (1.5ϕ)
INT0 Acknowledge 1st MC	$1st\ Tw\uparrow - T_3\downarrow$ ($0.5 \phi + nw \cdot \phi$)
BUS RELEASE SLEEP Mode	$\phi\downarrow - \phi\downarrow$ (2ϕ or 1ϕ)


NOTE) nw : the number of wait states

MC : Machine Cycle




NOTE) MC: Machine Cycle

Figure 2.13.1 E Clock Timing (During Read/Write Cycle and Interrupt Acknowledge Cycle)



(a) E Clock Timing in BUS RELEASE Mode



(b) E Clock Timing in SLEEP Mode

Figure 2.13.2 E Clock Timing (in BUS RELEASE Mode, SLEEP Mode)

Wait states inserted in op-code fetch, memory read/write and I/O read/write cycles extend the duration of E HIGH. Note that during I/O read/write cycles with 0 wait states (only occurs during on-chip I/O register accesses), E will not go HIGH.

The correspondence between E HIGH duration and standard peripheral device speed selections is as follows.

Device Speed Selection	Required E HIGH Duration
1.0 MHz (ex: HD6321P)	500 ns min.
1.5 MHz (ex: HD63A21P)	333 ns min.
2.0 MHz (ex: HD63B21P)	230 ns min.

2.14 On-chip Clock Generator

The HD64180 contains a crystal oscillator and system clock (ϕ) generator. A crystal can be directly connected or an external clock input can be provided. In either case, the system clock (ϕ) is equal to one-half the input clock. For example, a crystal or external clock input of 8 MHz corresponds with a system clock rate of $\phi = 4$ MHz.

The following table shows the AT cut crystal characteristics (C_o , R_s) and the load capacitance (CL_1 , CL_2) required for various frequencies of HD64180 operation.

Table 2.14.1 Crystal Characteristics

Clock Frequency Item	4 MHz	$4\text{MHz} \leq f \leq 12\text{MHz}$	$12\text{MHz} < f \leq 16\text{MHz}$
C_o	$< 7 \text{ pF}$	$< 7 \text{ pF}$	$< 7 \text{ pF}$
R_s	T B D	T B D	T B D
CL_1, CL_2	T B D	T B D	T B D

If an external clock input is used instead of a crystal, the waveform (twice the ϕ clock rate) should exhibit a $50\% \pm 5\%$ duty cycle. Note that the minimum clock input HIGH voltage level is $V_{CC} - 0.6V$. The external clock input is connected to the EXTAL pin, while the XTAL pin is left open. Fig. 2.14.1 shows external clock connection.




Figure 2.14.1 External Input Interface

Fig. 2.14.2 shows the HD64180 clock generator circuit while Fig. 2.14.3 and Fig. 2.14.4 specify circuit board design rules.




Figure 2.14.2 Crystal Interface




Figure 2.14.3 Note for Board Design of the Oscillation Circuit




Figure 2.14.4 Example of Board Design

Circuit Board design should observe the following.

- (1) To prevent induced noise, the crystal and load capacitors should be physically located as close to the LSI as possible.
- (2) Signal lines should not run parallel to the clock oscillator inputs. In particular, the clock input circuitry and the ϕ output (pin 64) should be separated as much as possible.
- (3) Similar to (2), V_{CC} power lines should be separated from the clock oscillator input circuitry.
- (4) Resistivity between XTAL or EXTAL and the other pins should be greater than 10M ohms.

Signal line layout should avoid areas marked with //.

3. HD64180 SOFTWARE ARCHITECTURE

3.1 Instruction Set

The HD64180 is object code compatible with standard 8-bit operating system and application software. The instruction set also contains a number of new instructions to improve system and software performance, reliability and efficiency.

New Instructions Operation

SLP	Enter SLEEP mode
MLT	8-bit multiply with 16-bit result
INO g, (m)	Input contents of immediate I/O address into register
OUT0 (m), g	Output register contents to immediate I/O address
OTIM	Block output — increment
OTIMR	Block output — increment and repeat
OTDM	Block output — decrement
OTDMR	Block output — decrement and repeat
TSTIO m	Non-destructive AND, I/O port and accumulator
TST g	Non-destructive AND, register and accumulator
TST m	Non-destructive AND, immediate data and accumulator
TST (HL)	Non-destructive AND, memory data and accumulator

SLP — Sleep

The SLP instruction causes the HD64180 to enter SLEEP low power consumption mode. See section 2.4 for a complete description of the SLEEP state.

MLT — Multiply

The MLT performs unsigned multiplication on two 8 bit numbers yielding a 16 bit result. MLT may specify BC, DE, HL or SP registers. In all cases, the 8-bit operands are loaded into each half of the 16-bit register and the 16-bit result is returned in that register.

INO g, (m) — Input, Immediate I/O address

The contents of immediately specified 8-bit I/O address are input into the specified register. When I/O is accessed, 00H is output in high-order bits of address automatically.

OUT0 (m), g — Output, immediate I/O address

The contents of the specified register are output to the immediately specified 8-bit I/O address. When I/O is accessed, 00H is output in high-order bits of address automatically.

OTIM, OTIMR, OTDM, OTDMR — Block I/O

The contents of memory pointed to by HL is output to the I/O address in (C). The memory address (HL) and I/O address (C) are incremented in OTIM and OTIMR and decremented in OTDM and OTDMR respectively. B register is decre-

mented. The OTIMR and OTDMR variants repeat the above sequence until register B is decremented to 0. Since the I/O address (C) is automatically incremented or decremented, these instructions are useful for block I/O (such as HD64180 on-chip I/O) initialization. When I/O is accessed, 00H is output in high-order bits of address automatically.

TSTIO m — Test I/O Port

The contents of the I/O port addressed by C are ANDed with immediately specified 8-bit data and the status flags are updated. The I/O port contents are not written (non-destructive AND). When I/O is accessed, 00H is output in higher bits of address automatically.

TST g — Test Register

The contents of the specified register are ANDed with the accumulator (A) and the status flags are updated. The accumulator and specified register are not changed (non-destructive AND).

TST m — Test Immediate

The contents of the immediately specified 8-bit data are ANDed with the accumulator (A) and the status flags are updated. The accumulator is not changed (non-destructive AND).

TST (HL) — Test Memory

The contents of memory pointed to by HL are ANDed with the accumulator (A) and the status flags are updated. The memory contents and accumulator are not changed (non-destructive AND).

3.2 Registers

The HD64180 main registers (Register Set GR) consist of an 8-bit accumulator (A), 8-bit status flag register (F) and three general purpose registers (BC, DE, HL). These latter registers may be treated as 16-bit registers or as individual 8-bit registers depending on the instruction being executed. The main registers also include Special Registers which consist of the interrupt Vector (I), R Counter (R), two 16-bit index registers (IX and IY), stack pointer (SP) and the program counter (PC).

The HD64180 also includes an alternate register set (Register Set GR') for the accumulator, flag and general purpose registers. While these registers are not directly accessible, their contents can be programmably exchanged at high speed with those of the main register set. This capability may be used for high speed context switch or for storing key, frequently accessed variables.

Figure 3.2.1 shows CPU Registers.

Register Set GR	
Accumulator A	Flag F
B Register	C Register
D Register	E Register
H Register	L Register

Special Registers	
Interrupt Vector I	R Counter R
Index Register I X	
Index Register I Y	
Stack Pointer S P	
Program Counter P C	

Register Set GR'	
Accumulator A'	Flag F'
B' Register	C' Register
D' Register	E' Register
H' Register	L' Register

Figure 3.2.1 CPU Registers

REGISTER DESCRIPTION

Accumulator (A)

The accumulator serves as the primary register used for many arithmetic, logical and I/O instructions.

Flag (F)

The flag register stores various status bits (described in the next section) which reflect the results of instruction execution.

General Purpose Registers (BC, DE, HL)

The General Purpose Registers are used for both address and data operation. Depending on instruction, each half (8 bits) of these registers (B, C, D, E, H, L) may also be used.

Interrupt Vector Register (I)

For interrupts which require a vector table address to be calculated (INT0 Mode 2, INT1, INT2 and internal interrupts), the Interrupt Vector Register provides the most significant byte of the table address.

R Counter (R)

The least significant seven bits of the R Counter (R) serve to count the number of instructions executed by the HD64180. R is incremented for each CPU op-code fetch cycles (each LIR cycles).

Index Registers (IX, IY)

The Index Registers are used for both address and data operations. For addressing, the contents of a displacement specified in the instruction are added to or subtracted from the Index Register to determine an effective operand address.

Stack Pointer (SP)

The Stack Pointer contains the address of the memory based LIFO stack.

Program Counter (PC)

The Program Counter contains the address of the instruction to be executed and is automatically updated after each instruction fetch.

Flag (F) Description

The flag register stores the logical state reflecting the results of instruction execution. The contents of the flag register are used to control program flow and instruction operation.

7	6	5	4	3	2	1	0	
S	Z	—	H	—	P/V	N	C	F Register

○ S: Sign (bit 7)

S stores the state of the most significant bit (bit 7) of the result. This is useful for operations with signed numbers in which values with bit 7 = 1 are interpreted as negative.

○ Z: Zero (bit 6)

Z is set = 1 when instruction execution results containing 0. Otherwise, Z is reset = 0.

○ H: Half Carry (bit 4)

H is used by the DAA (Decimal Adjust Accumulator) instruction to reflect borrow or carry from the least significant 4 bits and thereby adjust the results of BCD addition and subtraction.

○ P/V: Parity/Overflow (bit 2)

P/V serves a dual purpose. For logical operations P/V is set = 1 if the number of 1 bit in the result is even and P/V is reset = 0 if the number of 1 bit in the result is odd. For two complement arithmetic, P/V is set = 1 if the operation produces a result which is outside the allowable range (+ 127 to - 128 for 8-bit operations, + 32767 to - 32768 for 16-bit operations).

○ **N: Negative (bit 1)**

N is set = 1 if the last arithmetic instruction was a subtract operation (SUB, DEC, CP, etc.) and N is reset = 0 if the last arithmetic instruction was an addition operation (ADD, INC, etc.).

○ **C: Carry (bit 0)**

C is set = 1 when a carry (addition) or borrow (subtraction) from the most significant bit of the result occurs. C is also affected by Accumulator logic operations such as shifts and rotates.

3.3 Addressing Modes

The HD64180 instruction set includes eight addressing modes.

- Implied Register
- Register Direct
- Register Indirect
- Indexed
- Extended
- Immediate
- Relative
- IO

Implied Register (IMP)

Certain op-codes automatically imply register usage, such as the arithmetic operations which inherently reference the Accumulator, Index Registers, Stack Pointer and General Purpose Registers.

Register Direct (REG)

Many op-codes contain bit fields specifying registers to be used for the operation. The exact bit field definition vary depending on instruction as follows.

8-bit Register

g or g' field	Register
0 0 0	B
0 0 1	C
0 1 0	D
0 1 1	E
1 0 0	H
1 0 1	L
1 1 0	—
1 1 1	A

ww field	Register
0 0	B C
0 1	D E
1 0	H L
1 1	S P

xx field	Register
0 0	B C
0 1	D E
1 0	I X
1 1	S P


16-bit Register

zz field	Register
0 0	B C
0 1	D E
1 0	H L
1 1	A, F

yy field	Register
0 0	B C
0 1	D E
1 0	I Y
1 1	S P


Register Indirect (REGI)

The memory operand address is contained in one of the 16-bit General Purpose Registers (BC, DE or HL).




Indexed (INDX)

The memory operand address is calculated using the contents of an Index Register (IX or IY) and an 8-bit displacement specified in the instruction.




Extended (EXT)

The memory operand address is specified by two bytes contained in the instruction.




Immediate (IMMED)

The memory operands are contained within one or two bytes of the instruction.



Relative (REL)

Relative addressing mode is only used by the conditional and unconditional branch instructions. The branch displacement (relative to the contents of the program counter) is contained in the instruction.



IO (IO)

IO addressing mode is used only by I/O instructions. This mode specifies I/O address ($IOE^* = 0$) and outputs them as follows.

- (1) An operand is output to A0-A7. A content of accumulator is output to A8-A15.
- (2) A content of Register B is output to A0-A7. A content of Register C is output to A8-A15.
- (3) An operand is output to A0-A7. 00H is output to A8-A15.
(useful for internal I/O register access)
- (4) A content of Register C is output to A0-A7. 00H is output to A8-A15.
(useful for internal I/O register access)

4. HD64180 ELECTRICAL CHARACTERISTICS

■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Supply Voltage	V_{CC}	-0.3 ~ +7.0	V
Input Voltage	V_{in}	-0.3 ~ $V_{CC}+0.3$	V
Operating Temperature	T_{opr}	0 ~ +70	°C
Storage Temperature*	T_{stg}	-55 ~ +150	°C

[NOTE] Permanent LSI damage may occur if maximum ratings are exceeded. Normal operation should be under recommended operating conditions. If these conditions are exceeded, it could affect reliability of LSI.

■ DC CHARACTERISTICS ($V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$, $T_a = 0 \sim +70^\circ C$)

Symbol	Item	Condition	MIN	TYP	MAX	Unit
V_{IH1}	Input "H" Voltage $\overline{RESET}$, EXTAL, $\overline{NMI}$		$V_{CC}-0.6$	—	$V_{CC}+0.3$	V
V_{IH2}	Input "H" Voltage Except $\overline{RESET}$, EXTAL, $\overline{NMI}$		2.0	—	$V_{CC}+0.3$	V
V_{IL1}	Input "L" Voltage $\overline{RESET}$, EXTAL, $\overline{NMI}$		-0.3	—	0.6	V
V_{IL2}	Input "L" Voltage Except $\overline{RESET}$, EXTAL, $\overline{NMI}$		-0.3	—	0.8	V
V_{OH}	Output "H" Voltage	$I_{OH} = -200 \mu A$	2.4	—	—	V
	All Outputs	$I_{OH} = -20 \mu A$	$V_{CC}-0.7$	—	—	
V_{OL}	Output "L" Voltage All Outputs	$I_{OL} = 1.6 mA$	—	—	0.6	V
I_{IL}	Input Leakage Current All Inputs	$V_{in} = 0.5 \sim V_{CC}-0.5$	—	—	1.0	μA
	Except XTAL, EXTAL					
I_{TL}	Three State Leakage Current	$V_{in} = 0.5 \sim V_{CC}-0.5$	—	—	1.0	μA
I_{CC}	Power Dissipation (Normal Operation)	$f = 4 MHz$	—	10	TBD	m A
	Power Dissipation (SYSTEM STOP Mode)		—	TBD	TBD	m A
C_p	Pin Capacitance		—	TBD	TBD	pF

■ AC CHARACTERISTICS

($V_{CC}=5V\pm10\%$, $V_{SS}=0V$, $T_a=0\sim+70^{\circ}C$)


Symbol	Item	4 MHz			6MHz			Unit
		MIN	TYP	MAX	MIN	TYP	MAX	
t CYC	Clock Cycle Time	250	—	2000	167	—	2000	ns
t CHW	Clock "H" Pulse Width	110	—	—	67	—	—	ns
t CLW	Clock "L" Pulse Width	110	—	—	67	—	—	ns
t cf	Clock Fall Time	—	—	10	—	—	10	ns
t cr	Clock Rise Time	—	—	10	—	—	10	ns
t AD	Address Delay Time	—	—	110	—	—	90	ns
t AS	Address Set-up Time($\overline{ME}$ or $\overline{IOE}$ ↓)	50	—	—	25	—	—	ns
t MED1	$\overline{ME}$ Delay Time 1	—	—	85	—	—	70	ns
t RDD1	$\overline{RD}$ Delay Time 1	—	—	85	—	—	70	ns
t LD 1	$\overline{LIR}$ Delay Time 1	—	—	100	—	—	80	ns
t AH	Address Hold Time($\overline{ME}$ or $\overline{IOE}$ ↑)	80	—	—	35	—	—	ns
t MED2	$\overline{ME}$ Delay Time 2	—	—	85	—	—	70	ns
t RDD2	$\overline{RD}$ Delay Time 2	—	—	85	—	—	70	ns
t LD 2	$\overline{LIR}$ Delay Time 2	—	—	100	—	—	80	ns
t DRS	Data Read Set-up Time	50	—	—	40	—	—	ns
t DRH	Data Read Hold Time	0	—	—	0	—	—	ns
t STD 1	ST Delay Time 1	—	—	110	—	—	90	ns
t STD 2	ST Delay Time 2	—	—	110	—	—	90	ns
t WS	$\overline{WAIT}$ Set-up Time	80	—	—	70	—	—	ns
t WH	$\overline{WAIT}$ Hold Time	70	—	—	60	—	—	ns

($V_{CC}=5V\pm 10\%$, $V_{SS}=0V$, $T_a=0\sim +70^{\circ}C$)


Symbol	I t e m	4MHz			6MHz			Unit
		MIN	TYP	MAX	MIN	TYP	MAX	
t WDZ	Write Data Floating Delay Time	—	—	90	—	—	80	ns
t WRD1	$\overline{WR}$ Delay Time 1	—	—	90	—	—	80	ns
t WDD	Write Data Delay Time	—	—	110	—	—	90	ns
t WDS	Write Data Set-up Time($WR \downarrow$)	60	—	—	40	—	—	ns
t WRD2	$\overline{WR}$ Delay Time 2	—	—	90	—	—	80	ns
t WRP	$\overline{WR}$ Pulse Width	220	—	—	135	—	—	ns
t WDH	Write Data Hold Time ($\overline{WR} \uparrow$)	60	—	—	40	—	—	ns
t IOD1	$\overline{IOE}$ Delay Time 1	—	—	85	—	—	70	ns
t IOD2	$\overline{IOE}$ Delay Time 2	—	—	85	—	—	70	ns
t IOD3	$\overline{IOE}$ Delay Time 3 ($\overline{LIR} \downarrow$)	540	—	—	340	—	—	ns
t INTS	$\overline{INT}$ Set-up Time ($\phi \downarrow$)	80	—	—	70	—	—	ns
t INTH	$\overline{INT}$ Hold Time ($\phi \downarrow$)	70	—	—	60	—	—	ns
t NMIW	$\overline{NMI}$ Pulse Width	80	—	—	80	—	—	ns
t BRS	$\overline{BUSREQ}$ Set-up Time(LAST State $\downarrow$)	80	—	—	70	—	—	ns
t BRH	$\overline{BUSREQ}$ Hold Time (LAST State $\downarrow$)	70	—	—	60	—	—	ns
t BAD1	$\overline{BUSACK}$ Delay Time 1	—	—	100	—	—	90	ns
t BAD2	$\overline{BUSACK}$ Delay Time 2	—	—	100	—	—	90	ns
t BZD	Bus Floating Delay Time	—	—	90	—	—	80	ns
t MEWH	$\overline{ME}$ Pulse Width (HIGH)	200	—	—	110	—	—	ns
t MEWL	$\overline{ME}$ Pulse Width (LOW)	220	—	—	135	—	—	ns

(V_{CC}=5V±10%, V_{SS}=0V, T_a=0~+70°C)


Symbol	I t e m	4MHz			6MHz			Unit
		MIN	TYP	MAX	MIN	TYP	MAX	
t RFD1	REF Delay Time 1	—	—	110	—	—	90	ns
t RFD2	REF Delay Time 2	—	—	110	—	—	90	ns
t HAD1	HALT Delay Time 1	—	—	110	—	—	90	ns
t HAD2	HALT Delay Time 2	—	—	110	—	—	90	ns
t DRQS	DREQ _i Set-up Time	80	—	—	70	—	—	ns
t DRQH	DREQ _i Hold Time	70	—	—	60	—	—	ns
t TED1	TEND _i Delay Time 1	—	—	85	—	—	70	ns
t TED2	TEND _i Delay Time 2	—	—	85	—	—	70	ns
t ED1	Enable Delay Time 1	—	—	85	—	—	70	ns
t ED2	Enable Delay Time 2	—	—	85	—	—	70	ns
t TOD	Timer Output Delay Time	—	—	300	—	—	300	ns
t STDI	CSI/O Transmit Data Delay Time (Internal Clock Operation)	—	—	200	—	—	200	ns
t STDE	CSI/O Transmit Data Delay Time (External Clock Operation)	—	—	7.5 t _{cyc} +300	—	—	7.5 t _{cyc} +300	ns
t SRSI	CSI/O Receive Data Set-up Time (Internal Clock Operation)	1	—	—	1	—	—	t _{cyc}
t SRHI	CSI/O Receive Data Hold Time (Internal Clock Operation)	1	—	—	1	—	—	t _{cyc}
t SRSE	CSI/O Receive Data Set-up Time (External Clock Operation)	1	—	—	1	—	—	t _{cyc}
t SRHE	CSI/O Receive Data Hold Time (External Clock Operation)	1	—	—	1	—	—	t _{cyc}
t RES	RESET Set-up Time	80	—	—	70	—	—	ns
t REH	RESET Hold Time	70	—	—	60	—	—	ns



CPU Timing (1)



CPU Timing (2)




*1 t_{DRQS} and t_{DRQH} are specified for rising edge of clock followed by T_3 .

*2 t_{DRQS} and t_{DRQH} are specified for rising edge of clock.


*3 DMA cycle starts.

*4 CPU cycle starts.


DMA Control Signals




E Clock Timing




Timer Output Timing



SLP Execution Cycle



CSI/O Receive/Transmit Timing



Bus Timing Test Load (TTL Load)

APPENDIX

A. Instruction Set

The followings explain the symbols in instruction set.

1. Register

g, g' , ww , zz , xx , and yy specify a register to be used. g and g' specify an 8-bit register. ww , zz , xx , and yy specify a pair of 16-bit registers. The following tables show the correspondence between symbols and registers.

g, g'	Reg.
000	B
001	C
010	D
011	E
100	H
101	L
111	A

ww	Reg.
00	BC
01	DE
10	HL
11	SP

xx	Reg.
00	BC
01	DE
10	IX
11	SP

yy	Reg.
00	BC
01	DE
10	IY
11	SP

zz	Reg.
00	BC
01	DE
10	HL
11	A, F

2. Bit

b specifies a bit to be manipulated in the bit manipulation instruction. The following table shows the correspondence between b and bits.

b	Bit
000	0
001	1
010	2
011	3
100	4
101	5
110	6
111	7

3. Condition

f specifies the condition in program control instructions. The following shows the correspondence between f and conditions.

f	Condition
000	NZ non zero
001	Z zero
010	NC non carry
011	C carry
100	P0 parity odd
101	PE parity even
110	P sign positive
111	N sign negative

4. Restart Address

v specifies a restart address. The following table shows the correspondence between v and restart addresses.

v	Address
000	00H
001	08H
010	10H
011	18H
100	20H
101	28H
110	30H
111	38H

5. Flag

The following symbols show the flag conditions.

• : not affected
↓ : affected
X : undefined
S : set=1
R : set=0
P : parity
V : overflow

6. Miscellaneous

()_M : a content in the memory address
n or m : 8-bit data
mn : 16-bit data
()_I : a content in the I/O address

1. Arithmetic and Logical Instructions

(1) Arithmetic Instructions (8-bit)




Operation name	MNEMONICS	OP-code	Addressing							No.of Bytes	No.of States	Operation	Flag					
			IMMED	EXT	IND	REG	REGI	IMP	REL				7	6	4	2	1	0
ADD	ADD A,g	10 000 g	S			S	S	D		1	4 4	$A_r + g_r \rightarrow A_r$	$\uparrow$	$\uparrow$	$\uparrow$	V	R	$\uparrow$
	ADD A, (HL)	10 000 110				D		1		6 7	$A_r + (HL)_n \rightarrow A_r$	$\uparrow$	$\uparrow$	$\uparrow$	V	R	$\uparrow$	
	ADD A,m	11 000 110 < m >				D		2		6 7	$A_r + m \rightarrow A_r$	$\uparrow$	$\uparrow$	$\uparrow$	V	R	$\uparrow$	
	ADD A, (IX+d)	11 011 101 10 000 110 < d >		S		D	3	14 19	$A_r + (IX+d)_n \rightarrow A_r$	$\uparrow$	$\uparrow$	$\uparrow$	V	R	$\uparrow$			
	ADD A, (IY+d)	11 111 101 10 000 110 < d >		S		D	3	14 19	$A_r + (IY+d)_n \rightarrow A_r$	$\uparrow$	$\uparrow$	$\uparrow$	V	R	$\uparrow$			
	ADC	ADC A,g	10 001 g	S			S	S	D		1	4	$A_r + g_r + c \rightarrow A_r$	$\uparrow$	$\uparrow$	$\uparrow$	V	R
ADC A, (HL)		10 001 110	D				1		6		$A_r + (HL)_n + c \rightarrow A_r$	$\uparrow$	$\uparrow$	$\uparrow$	V	R	$\uparrow$	
ADC A,m		11 001 110 < m >	D				2		6		$A_r + m + c \rightarrow A_r$	$\uparrow$	$\uparrow$	$\uparrow$	V	R	$\uparrow$	
ADC A, (IX+d)		11 011 101 10 001 110 < d >		S		D	3	14	$A_r + (IX+d)_n + c \rightarrow A_r$	$\uparrow$	$\uparrow$	$\uparrow$	V	R	$\uparrow$			
ADC A, (IY+d)		11 111 101 10 001 110 < d >		S		D	3	14	$A_r + (IY+d)_n + c \rightarrow A_r$	$\uparrow$	$\uparrow$	$\uparrow$	V	R	$\uparrow$			
AND		AND g	10 100 g	S			S	S	D		1	4	$A_r \cdot g_r \rightarrow A_r$	$\uparrow$	$\uparrow$	S	P	R
	AND (HL)	10 100 110	D				1		6		$A_r \cdot (HL)_n \rightarrow A_r$	$\uparrow$	$\uparrow$	S	P	R	R	
	AND m	11 100 110 < m >	D				2		6		$A_r \cdot m \rightarrow A_r$	$\uparrow$	$\uparrow$	S	P	R	R	
	AND (IX+d)	11 011 101 10 100 110 < d >		S		D	3	14	$A_r \cdot (IX+d)_n \rightarrow A_r$	$\uparrow$	$\uparrow$	S	P	R	R			



Operation name	MNEMONICS	OP-code	Addressing							No.of Bytes	No.of States	Operation	Flag					
													7	6	4	2	1	0
													S	Z	H	P/V	N	C
	AND (IY+d)	11 111 101 10 100 110 < d >			S			D		3	14	$A_r \leftarrow (IY+d)_n \rightarrow A_r$	$\uparrow$	$\uparrow$	S	P	R	R
Compare	CP g	10 111 g				S		D		1	4	$A_r \leftarrow g_r$	$\uparrow$	$\uparrow$	$\uparrow$	V	S	$\uparrow$
	CP (HL)	10 111 110					S	D		1	6	$A_r \leftarrow (HL)_n$	$\uparrow$	$\uparrow$	$\uparrow$	V	S	$\uparrow$
	CP ■	11 111 110 < ■ >	S					D		2	6	$A_r \leftarrow \blacksquare$	$\uparrow$	$\uparrow$	$\uparrow$	V	S	$\uparrow$
	CP (IX+d)	11 011 101 10 111 110 < d >			S			D		3	14	$A_r \leftarrow (IX+d)_n$	$\uparrow$	$\uparrow$	$\uparrow$	V	S	$\uparrow$
	CP (IY+d)	11 111 101 10 111 110 < d >			S			D		3	14	$A_r \leftarrow (IY+d)_n$	$\uparrow$	$\uparrow$	$\uparrow$	V	S	$\uparrow$
COMPLEMENT	CPL	00 101 111						S/D		1	3	$\bar{A}_r \rightarrow A_r$	.	.	S	.	S	.
DEC	DEC g	00 g 101				S/D				1	4	$g_r - 1 \rightarrow g_r$	$\uparrow$	$\uparrow$	$\uparrow$	V	S	.
	DEC (HL)	00 110 101					S/D			1	10	$(HL)_n - 1 \rightarrow (HL)_n$	$\uparrow$	$\uparrow$	$\uparrow$	V	S	.
	DEC (IX+d)	11 011 101 00 110 101 < d >			S/D					3	18	$(IX+d)_n - 1 \rightarrow (IX+d)_n$	$\uparrow$	$\uparrow$	$\uparrow$	V	S	.
	DEC (IY+d)	11 111 101 00 110 101 < d >			S/D					3	18	$(IY+d)_n - 1 \rightarrow (IY+d)_n$	$\uparrow$	$\uparrow$	$\uparrow$	V	S	.
INC	INC g	00 g 100				S/D				1	4	$g_r + 1 \rightarrow g_r$	$\uparrow$	$\uparrow$	$\uparrow$	V	R	.
	INC (HL)	00 110 100					S/D			1	10	$(HL)_n + 1 \rightarrow (HL)_n$	$\uparrow$	$\uparrow$	$\uparrow$	V	R	.
	INC (IX+d)	11 011 101 00 110 100			S/D					3	18	$(IX+d)_n + 1 \rightarrow (IX+d)_n$	$\uparrow$	$\uparrow$	$\uparrow$	V	R	.
													$\uparrow$	$\uparrow$	$\uparrow$	V	R	.





Operation name	MNEMONICS	OP-code	Addressing							No.of	No.of	Operation	Flag										
			IMMED	EXT	IND	REG	REGI	IMP	REL	Bytes	States		7	6	4	2	1	0					
										S	Z		H	P/V	N	C							
	INC (IY+d)	< d > 11 111 101 00 110 100 < d >			S/D					3	18	(IY+d) _n +1→ (IY+d) _n	↑	↑	↑	V	R	·					
MULT	MLT ww	11 101 101 01 ww1 100				S/D				2	17	wwH _r × wwL _r → ww _n	·	·	·	·	·	·					
NEGATE	NEG	11 101 101 01 000 100						S/D		2	6	0-A _r →A _r	↑	↑	↑	V	S	↑					
OR	OR g	10 110 g	S			S	S	D		1	4	A _r +g _r →A _r	↑	↑	R	P	R	R					
	OR (HL)	10 110 110				D		1		6	A _r +(HL) _n →A _r	↑	↑	R	P	R	R						
	OR ■	11 110 110 < ■ >				D		2		6	A _r +■→A _r	↑	↑	R	P	R	R						
	OR (IX+d)	11 011 101 10 110 110 < d >				S		D		3	14	A _r +(IX+d) _n →A _r	↑	↑	R	P	R	R					
	OR (IY+d)	11 111 101 10 110 110 < d >				S		D		3	14	A _r +(IY+d) _n →A _r	↑	↑	R	P	R	R					
SUB	SUB g	10 010 g	S			S	S	D		1	4	A _r -g _r →A _r	↑	↑	↑	V	S	↑					
	SUB (HL)	10 010 110				D		1		6	A _r -(HL) _n →A _r	↑	↑	↑	V	S	↑						
	SUB ■	11 010 110 < ■ >				D		2		6	A _r -■→A _r	↑	↑	↑	V	S	↑						
	SUB (IX+d)	11 011 101 10 010 110 < d >				S		D		3	14	A _r -(IX+d) _n →A _r	↑	↑	↑	V	S	↑					


Operation name	MNEMONICS	OP-code	Addressing							No.of	No.of	Operation	Flag
			IMMED	EXT	IND	REG	REGI	IMP	REL	Bytes	States		7 6 4 2 1 0
										S	Z		H
	XOR (IY+d)	11 111 101 10 101 110 < d >			S			D		3	14	$A_r \oplus (IY+d)_n \rightarrow A_r$	$\uparrow \uparrow R P R R$

(2) Rotate and Shift Instructions

Operation name	MNEMONICS	OP-code	Addressing							No.of Bytes	No.of States	Operation	Flag					
			IMMED	EXT	IND	REG	REGI	IMP	REL				7	6	4	2	1	0
Rotate and Shift Data	RLA	00 010 111						S/D		1	3		•	•	R	•	R	↑
	RL g	11 001 011				S/D			2	7	↑		↑	R	P	R	↑	
		00 010 g																
	RL (HL)	11 001 011					S/D		2	13	↑		↑	R	P	R	↑	
		00 010 110																
	RL (IX+d)	11 011 101			S/D				4	19	↑		↑	R	P	R	↑	
		11 001 011																
		< d >																
		00 010 110																
	RL (IX+d)	11 111 101			S/D				4	19	↑	↑	R	P	R	↑		
		11 001 011																
		< d >																
		00 010 110																
	RLCA	00 000 111						S/D		1	3		•	•	R	•	R	↑
	RLC g	11 001 011				S/D			2	7	↑		↑	R	P	R	↑	
		00 000 g																
	RLC (HL)	11 001 011					S/D		2	13	↑		↑	R	P	R	↑	
		00 000 110																
	RLC (IX+d)	11 011 101			S/D				4	19	↑		↑	R	P	R	↑	
		11 001 011																
		< d >																
		00 000 110																
	RLC (IX+d)	11 111 101			S/D				4	19	↑	↑	R	P	R	↑		
		11 001 011																
		< d >																
		00 000 110																
RLD	11 101 101						S/D		2	16		↑	↑	R	P	R	•	

Operation name	MNEMONICS	OP-code	Addressing							No.of Bytes	No.of States	Operation	Flag						
			IMMED	EXT	IND	REG	REGI	IMP	REL				7	6	4	2	1	0	
													S	Z	H	P/V	N	C	
Rotate and Shift Data		01 101 111																	
	RRA	00 011 111						S/D		1	3		•	•	R	•	R	↓	
	RR g	11 001 011				S/D				2	7		↓	↓	R	P	R	↓	
		00 011 g																	
	RR (HL)	11 001 011					S/D			2	13		↓	↓	R	P	R	↓	
		00 011 110																	
	RR (IX+d)	11 011 101			S/D					4	19		↓	↓	R	P	R	↓	
		11 001 011																	
		< d >																	
		00 011 110																	
	RR (IY+d)	11 111 101			S/D					4	19		↓	↓	R	P	R	↓	
		11 001 011																	
		< d >																	
		00 011 110																	
	RRCA	00 001 111						S/D		1	3		•	•	R	•	R	↓	
	RRC g	11 001 011				S/D				2	7		↓	↓	R	P	R	↓	
		00 001 g																	
	RRC (HL)	11 001 011					S/D			2	13		↓	↓	R	P	R	↓	
		00 001 110																	
	RRC (IX+d)	11 011 101			S/D					4	19		↓	↓	R	P	R	↓	
		11 001 011																	
		< d >																	
		00 001 110																	
	RRC (IY+d)	11 111 101			S/D					4	19		↓	↓	R	P	R	↓	
		11 001 011																	
		< d >																	
		00 001 110																	

Operation name	MNEMONICS	OP-code	Addressing							No.of Bytes	No.of States	Operation	Flag					
			IMMED	EXT	IND	REG	REGI	IMP	REL				7	6	4	2	1	0
													S	Z	H	P/V	N	C
Rotate and Shift Data	RRD	11 101 101						S/D		2	16		↓	↓	R	P	R	•
		01 100 111																
	SLA g	11 001 011				S/D				2	7		↓	↓	R	P	R	↓
		00 100 g											↓	↓	R	P	R	↓
	SLA (HL)	11 001 011					S/D			2	13		↓	↓	R	P	R	↓
		00 100 110																
	SLA (IX+d)	11 011 101			S/D					4	19		↓	↓	R	P	R	↓
		11 001 011																
		< d >																
	SLA (IY+d)	00 100 110																
		11 111 101			S/D					4	19		↓	↓	R	P	R	↓
		11 001 011																
	SRA g	< d >																
		00 100 110																
	SRA (HL)	11 001 011				S/D				2	7		↓	↓	R	P	R	↓
		00 101 g											↓	↓	R	P	R	↓
	SRA (IX+d)	11 001 011					S/D			2	13		↓	↓	R	P	R	↓
		00 101 110																
		11 011 101			S/D					4	19		↓	↓	R	P	R	↓
	SRA (IY+d)	11 001 011																
		< d >																
		00 101 110																
	SRA (IY+d)	11 111 101			S/D					4	19		↓	↓	R	P	R	↓
		11 001 011																
		< d >																
	SRL g	00 101 110																
		11 001 011				S/D				2	7		↓	↓	R	P	R	↓

Operation name	MNEMONICS	OP-code	Addressing							No.of Bytes	No.of States	Operation	Flag						
			IMMED	EXT	IND	REG	REGI	IMP	REL				7	6	4	2	1	0	
																			S
Rotate and Shift Data	SRL (HL)	00 111 g																	
		11 001 011					S/D			2	13		↓	↓	R	P	R	↓	
	SRL (IX+d)	00 111 110												↓	↓	R	P	R	↓
		11 011 101				S/D				4	19								
		11 001 011																	
		< d >																	
	SRL (IY+d)	00 111 110																	
		11 111 101				S/D				4	19								
		11 001 011																	
		< d >																	
		00 111 110																	

Operation name	MNEMONICS	OP-code	Addressing							No.of Bytes	No.of States	Operation	Flag							
			IMMED	EXT	IND	REG	REGI	IMP	REL				7	6	4	2	1	0		
																			S	Z
Bit Test	BIT b,g	11 001 011				S				2	6	$b \cdot g \rightarrow z$	X	↓	S	X	R	•		
		01 b g																		
	BIT b,(HL)	11 001 011					S			2	9	$b \cdot (HL)_n \rightarrow z$	X	↓	S	X	R	•		
		01 b 110																		
	BIT b,(IX+d)	11 011 101			S					4	15	$b \cdot (IX+d)_n \rightarrow z$	X	↓	S	X	R	•		
		11 001 011																		
		< d >																		
		01 b 110																		
	BIT b,(IY+d)	11 111 101			S					4	15	$b \cdot (IY+d)_n \rightarrow z$	X	↓	S	X	R	•		
		11 001 011																		
		< d >																		
		01 b 110																		

2. Data Transfer Instructions

(1) 8-Bit Load

Operation name	MNEMONICS	OP-code	Addressing							No.of	No.of	Operation	Flag						
			IMMED	EXT	IND	REG	REGI	IMP	REL	Bytes	States		7	6	4	2	1	0	
										S	Z		H	P/V	N	C			
Load 8 bit Data	LD A,I	11 101 101							S/D		2	6	$I_r \rightarrow A_r$	$\uparrow$	$\uparrow$	R	IEF2	R	.
		01 010 111																	
	LD A,R	11 101 101							S/D		2	6	$R_r \rightarrow A_r$	$\uparrow$	$\uparrow$	R	IEF2	R	.
		01 011 111																	
	LD A,(BC)	00 001 010						S	D		1	6	$(BC)_n \rightarrow A_r$	.	.	.	.	.	.
	LD A,(DE)	00 011 010						S	D		1	6	$(DE)_n \rightarrow A_r$	.	.	.	.	.	.
	LD A,(mn)	00 111 010		S					D		3	12	$(mn)_n \rightarrow A_r$	.	.	.	.	.	.
		< n >																	
		< m >																	
	LD I,A	11 101 101							S/D		2	6	$A_r \rightarrow I_r$	.	.	.	.	.	.
		01 000 111																	
	LD R,A	11 101 101							S/D		2	6	$A_r \rightarrow R_r$	.	.	.	.	.	.
		01 001 111																	
	LD (BC),A	00 000 010						D	S		1	7	$A_r \rightarrow (BC)_n$	.	.	.	.	.	.
	LD (DE),A	00 010 010						D	S		1	7	$A_r \rightarrow (DE)_n$	.	.	.	.	.	.
	LD (mn),A	00 110 010		D					S		3	13	$A_r \rightarrow (mn)_n$	.	.	.	.	.	.
		< n >																	
		< m >																	
	LD g,g'	01 g g'					S/D				1	4	$g_r' \rightarrow g_r$	.	.	.	.	.	.
	LD g,(HL)	01 g 110					D	S			1	6	$(HL)_n \rightarrow g_r$	.	.	.	.	.	.
	LD g,m	00 g 110		S			D				2	6	$m \rightarrow g_r$	.	.	.	.	.	.
		< m >																	
	LD g,(IX+d)	11 011 101				S	D				3	14	$(IX+d)_n \rightarrow g_r$	.	.	.	.	.	.
		01 g 110																	
		< d >																	
	LD g,(IY+d)	11 111 101				S	D				3	14	$(IY+d)_n \rightarrow g_r$	.	.	.	.	.	.
		01 g 110																	

(2) 16-Bit Load

Operation name	MNEMONICS	OP-code	Addressing							No.of Bytes	No.of States	Operation	Flag					
			IMMED	EXT	IND	REG	REGI	IMP	REL	7	6		4	2	1	0		
																	S	Z
Load 16Bit Data	LD <i>ww</i> , <i>mn</i>	00 <i>ww</i> 0 001	S			D				3	9	<i>mn</i> → <i>ww_n</i>	.	.	.	.	.	.
		< <i>n</i> >																
		< <i>m</i> >																
	LD <i>IX</i> , <i>mn</i>	11 011 101	S						D	4	12	<i>mn</i> → <i>IX_n</i>	.	.	.	.	.	.
		00 100 001																
		< <i>n</i> >																
	LD <i>IY</i> , <i>mn</i>	< <i>m</i> >	S						D	4	12	<i>mn</i> → <i>IY_n</i>	.	.	.	.	.	.
		11 111 101																
		00 100 001																
	LD <i>SP</i> , <i>HL</i>	< <i>n</i> >								1	4	<i>HL_n</i> → <i>SP_n</i>	.	.	.	.	.	.
		< <i>m</i> >																
		11 111 001							S/D	2	7	<i>IX_n</i> → <i>SP_n</i>	.	.	.	.	.	.
	LD <i>SP</i> , <i>IX</i>	11 011 101							S/D	2	7	<i>IY_n</i> → <i>SP_n</i>	.	.	.	.	.	.
		11 111 001																
		11 111 101							S/D	2	7		.	.	.	.	.	.
	LD <i>SP</i> , <i>IY</i>	11 111 001								4	18	<i>HL_n</i> → <i>SP_n</i>	.	.	.	.	.	.
11 101 101			S		D							<i>(mn+1)_n</i> → <i>wwH_n</i>	.	.	.	.	.	
01 <i>ww</i> 1 011												<i>(mn)_n</i> → <i>wwL_n</i>	.	.	.	.	.	
LD <i>ww</i> , (<i>mn</i>)	< <i>n</i> >																	
	< <i>m</i> >																	
	11 101 101		S					D	3	15	<i>(mn+1)_n</i> → <i>H_n</i>	.	.	.	.	.	.	
LD <i>HL</i> , (<i>mn</i>)	< <i>n</i> >											<i>(mn)_n</i> → <i>L_n</i>	.	.	.	.	.	
	< <i>m</i> >																	
	11 011 101		S					D	4	18	<i>(mn+1)_n</i> → <i>IXH_n</i>	.	.	.	.	.	.	
LD <i>IX</i> , (<i>mn</i>)	00 101 010											<i>(mn)_n</i> → <i>IXL_n</i>	.	.	.	.	.	
	< <i>n</i> >																	
	< <i>m</i> >																	

(3) Block Transfer

Operation name	MNEMONICS	OP-code	Addressing							No.of	No.of	Operation	Flag					
			IMMED	EXT	IND	REG	REGI	IMP	REL	Bytes	States		7	6	4	2	1	0
													S	Z	H	P/V	N	C
Block Transfer Search Data	CPD	11 101 101					S	S		2	12	$A_r - (HL)_m$	②		①			
		10 101 001										$BC_n - 1 \rightarrow BC_n$	↑	↑	↑	↑	S	·
	CPDR	11 101 101					S	S		2	14	$HL_n - 1 \rightarrow HL_n$		②		①		
		10 111 001									12	$BC_n \neq 0 \ A_r \neq (HL)_m$	↑	↑	↑	↑	S	·
												$BC_n = 0 \text{ or } A_r = (HL)_m$						
												$\left[\begin{array}{l} A_r - (HL)_m \\ BC_n - 1 \rightarrow BC_n \\ HL_n - 1 \rightarrow HL_n \end{array} \right]$						
												Repeat Q until						
												$A_r = (HL)_m \text{ or } BC_n = 0$	②		①			
	CPI	11 101 101					S	S		2	12	$A_r - (HL)_m$	↑	↑	↑	↑	S	·
			10 100 001									$BC_n - 1 \rightarrow BC_n$						
											$HL_n + 1 \rightarrow HL_n$					②		①
	CPIR	11 101 101					S	S		2	14	$BC_n \neq 0 \ A_r \neq (HL)_m$	↑	↑	↑	↑	S	·
		10 110 001									12	$BC_n = 0 \text{ or } A_r = (HL)_m$						
												$\left[\begin{array}{l} A_r - (HL)_m \\ BC_n - 1 \rightarrow BC_n \\ HL_n + 1 \rightarrow HL_n \end{array} \right]$						
												Repeat Q until						
												$A_r = (HL)_m \text{ or } BC_n = 0$						①
	LDD	11 101 101					S/D			2	12	$(HL)_m \rightarrow (DE)_m$	·	·	R	↑	R	·
			10 101 000									$BC_n - 1 \rightarrow BC_n$						
												$DE_n - 1 \rightarrow DE_n$						
												$HL_n - 1 \rightarrow HL_n$						

- ① P/V=0 : $BC_n - 1 = 0$
P/V=1 : $BC_n - 1 \neq 0$
② Z=1 : $A_r = (HL)_m$
Z=0 : $A_r \neq (HL)_m$

Operation name	MNEMONICS	OP-code	Addressing							No.of Bytes	No.of States	Operation	Flag					
			IMMED	EXT	IND	REG	REGI	IMP	REL				7	6	4	2	1	0
													S	Z	H	P/V	N	C
Block Transfer Search Data	LDDR	11 101 101 10 111 000					S/D			2	14 (BC _n ≠ 0) 12 (BC _n = 0)	Q (HL) _n → (DE) _n BC _n - 1 → BC _n DE _n - 1 → DE _n HL _n - 1 → HL _n Repeat Q until BC _n = 0			R	R	R	
	LDI	11 101 101 10 100 000					S/D			2	12	(HL) _n → (DE) _n BC _n - 1 → BC _n DE _n + 1 → DE _n HL _n + 1 → HL _n			R	Ⓢ	R	
	LDIR	11 101 101 10 110 000					S/D			2	14 (BC _n ≠ 0) 12 (BC _n = 0)	Q (HL) _n → (DE) _n BC _n - 1 → BC _n DE _n + 1 → DE _n HL _n + 1 → HL _n Repeat Q until BC _n = 0			R	R	R	

① P/V=0 : BC_n-1=0
P/V=1 : BC_n-1 ≠ 0

(4) Stack and Exchange

Operation name	MNEMONICS	OP-code	Addressing							No.of	No.of	Operation	Flag					
			IMMED	EXT	IND	REG	REGI	IMP	REL	Bytes	States		7	6	4	2	1	0
										S	Z		H	P/V	N	C		
PUSH	PUSH zz	11 zz0 101				S		D		1	11	zzL _r →(SP-2) _n zzH _r →(SP-1) _n SP _n -2→SP _n						
	PUSH IX	11 011 101 11 100 101						S/D		2	14	IXL _r →(SP-2) _n IXH _r →(SP-1) _n SP _n -2→SP _n						
	PUSH IY	11 111 101 11 100 101						S/D		2	14	IYL _r →(SP-2) _n IYH _r →(SP-1) _n SP _n -2→SP _n						
POP	POP zz	11 zz0 001				D		S		1	9	(SP+1) _n →zzH _r (SP) _n →zzL _r SP _n +2→SP _n						
	POP IX	11 011 101 11 100 001						S/D		2	12	(SP+1) _n →IXH _r (SP) _n →IXL _r SP _n +2→SP _n						
	POP IY	11 111 101 11 100 001						S/D		2	12	(SP+1) _n →IYH _r (SP) _n →IYL _r SP _n +2→SP _n						
Exchange	EX AF,AF'	00 001 000						S/D		1	4	AF _n ↔AF _n '						
	EX DE,HL	11 101 011						S/D		1	3	DE _n ↔HL _n						
	EXX	11 011 001						S/D		1	3	BC _n ↔BC _n ' DE _n ↔DE _n ' HL _n ↔HL _n '						
	EX (SP),HL	11 100 011						S/D		1	16	H _r ↔(SP+1) _n L _r ↔(SP) _n						
	EX (SP),IX	11 011 101 11 100 011						S/D		2	19	IXH _r ↔(SP+1) _n IXL _r ↔(SP) _n						

Operation name	MNEMONICS	OP-code	Addressing								No.of Bytes	No.of States	Operation	Flag					
			IMMED	EXT	IND	REG	REGI	IMP	REL	7				6	4	2	1	0	
																			S
Exchange	EX (SP), IY	11 111 101 11 100 011							S/D		2	19	IYH _r ↔ (SP+1) _n IYL _r ↔ (SP) _n	.	.	.	.	.	.

3. Program Control Instructions

Operation name	MNEMONICS	OP-code	Addressing							No.of Bytes	No.of States	Operation	Flag					
			IMMED	EXT	IND	REG	REGI	IMP	REL				7	6	4	2	1	0
Call	CALL mn	11 001 101 < n > < m >		D						3	16	PCH _r →(SP-1) _m PCL _r →(SP-2) _m mn→PC _n	.	.	.	.	.	.
	CALL f ,mn	11 f 100 < n > < m >		D						3	6(f :false) 16(f :true)	continue:f is true CALL mn:f is false	.	.	.	.	.	.
Jump	DJNZ j	00 010 000 < j-2 >							D	2 2	9 7	(B _r ≠0) (B _r =0) B _r -1→B _r continue:B _r =0 PC _n +j→PC _n :B _r ≠0	.	.	.	.	.	.
	JP f ,mn	11 f 010 < n > < m >		D						3 3	6 9	(f :false) (f :true) mn→PC _n :f is true continue:f is false	.	.	.	.	.	.
		JP mn	11 000 011 < n > < m >		D						3	9	mn→PC _n	.	.	.	.	.
	JP (HL)	11 101 001						D		1	3	HL _r →PC _n	.	.	.	.	.	.
	JP (IX)	11 011 101 11 101 001						D		2	6	IX _r →PC _n	.	.	.	.	.	.
	JP (IY)	11 111 101 11 101 001						D		2	6	IY _r →PC _n	.	.	.	.	.	.

Operation name	MNEMONICS	OP-code	Addressing								No.of Bytes	No.of States	Operation	Flag						
			IMMED	EXT	IND	REG	REGI	IMP	REL	7				6	4	2	1	0		
																			S	Z
Restart	RST v	11 v 111							D		1	11	PCH _r →(SP-1) _n PCL _r →(SP-2) _n 0→PCH _r v→PCL _r	.	.	.	.	.	.	

4. I/O Instructions

Operation name	MNEMONICS	OP-code	Addressing							No.of	No.of	Operation	Flag					
			IMMED	EXT	IND	REG	REGI	IMP	IO	Bytes	States		7	6	4	2	1	0
										S	Z		H	P/V	N	C		
INPUT	IN A, (m)	11 011 011 < m >						D	S	2	9	(Am) x → Ar m → A0~A7 Ar → A8~A15	.	.	.	.	.	.
	IN g, (C)	11 101 101 01 g 000				D			S	2	9	(BC) x → gr g=110: Only the flags will change. Cr → A0~A7 Br → A8~A15	↓	↓	R	P	R	.
	INO g, (m)	11 101 101 00 g 000 < m >				D			S	3	12	(00m) x → gr g=110: Only the flags will change. m → A0~A7 ∞ → A8~A15	↓	↓	R	P	R	.
	IND	11 101 101 10 101 010					D		S	2	12	(BC) x → (HL)m HLm-1 → HLm Br-1 → Br Cr → A0~A7 Br → A8~A15	X	③	X	X	④	X
	INDR	11 101 101 10 111 010					D		S	2	14 (Br ≠ 0) 12 (Br = 0)	(BC) x → (HL)m Q HLm-1 → HLm Br-1 → Br Repeat Q until Br=0 Cr → A0~A7 Br → A8~A15	X	S	X	X	④	X

③ Z=1 : Br-1=0

Z=0 : Br-1 ≠ 0

④ N=1 : MSB of Data=1

N=0 : MSB of Data=0

Operation name	MNEMONICS	OP-code	Addressing							No.of Bytes	No.of States	Operation	Flag					
			IMMED	EXT	IND	REG	REGI	IMP	IO				7	6	4	2	1	0
													S	Z	H	P/V	N	C
OUTPUT	OUT (M),A	11 010 011 < M >						S	D	2	10	$A_r \rightarrow (AM)_x$ $M \rightarrow A_0 \sim A_7$ $A_r \rightarrow A_0 \sim A_{15}$	.	.	.	.	.	.
	OUT (C),g	11 101 101 01 g 001				S			D	2	10	$g_r \rightarrow (BC)_x$ $C_r \rightarrow A_0 \sim A_7$ $B_r \rightarrow A_0 \sim A_{15}$	.	.	.	.	.	.
	OUTO(M),g	11 101 101 00 g 001 < M >				S			D	3	13	$g_r \rightarrow (00M)_x$ $M \rightarrow A_0 \sim A_7$ $\infty \rightarrow A_0 \sim A_{15}$	.	.	.	.	.	.
	OTIM	11 101 101 10 000 011					S		D	2	14	$(HL)_n \rightarrow (00C)_x$ $HL_n+1 \rightarrow HL_n$ $C_r+1 \rightarrow C_r$ $B_r-1 \rightarrow B_r$ $C_r \rightarrow A_0 \sim A_7$ $\infty \rightarrow A_0 \sim A_{15}$	③	④	③	④	③	④
	OTIMR	11 101 101 10 010 011					S		D	2	16($B_r \neq 0$) 14($B_r = 0$)	$(HL)_n \rightarrow (00C)_x$ Q $HL_n+1 \rightarrow HL_n$ $C_r+1 \rightarrow C_r$ $B_r-1 \rightarrow B_r$ Repeat Q until $B_r = 0$ $C_r \rightarrow A_0 \sim A_7$ $\infty \rightarrow A_0 \sim A_{15}$	R	S	R	S	③	④
OTDM	11 101 101 10 001 011					S		D	2	14	$(HL)_n \rightarrow (00C)_x$ $HL_n-1 \rightarrow HL_n$ $C_r-1 \rightarrow C_r$	③	④	③	④	③	④	

Operation name	MNEMONICS	OP-code	Addressing							No.of Bytes	No.of States	Operation	Flag						
			IMMED	EXT	IND	REG	REGI	IMP	IO				7	6	4	2	1	0	
													S	Z	H	P/V	N	C	
	OTDMR	11 101 101 10 011 011					S		D	2	16(B _r ≠ 0) 14(B _r = 0)	B _r -1 → B _r C _r → A ₀ ~ A ₇ 00 → A ₈ ~ A ₁₅ Q (HL) _m → (OOC) _x HL _m -1 → HL _m C _r -1 → C _r B _r -1 → B _r Repeat Q until B _r = 0 C _r → A ₀ ~ A ₇ 00 → A ₈ ~ A ₁₅	R	S	R	S	↓	0	④
	OTIR	11 101 101 10 110 011					S		D	2	14(B _r ≠ 0) 12(B _r = 0)	Q (HL) _m → (BC) _x HL _m +1 → HL _m B _r -1 → B _r Repeat Q until B _r = 0 C _r → A ₀ ~ A ₇ 00 → A ₈ ~ A ₁₅	X	S	X	X	↓	X	④
	OUTI	11 101 101 10 100 011					S		D	2	12	(HL) _m → (BC) _x HL _m +1 → HL _m B _r -1 → B _r C _r → A ₀ ~ A ₇ 00 → A ₈ ~ A ₁₅	X	↓	X	X	↓	X	③ ④
	OTDR	11 101 101 10 111 011					S		D	2	14(B _r ≠ 0) 12(B _r = 0)	Q (HL) _m → (BC) _x HL _m -1 → HL _m B _r -1 → B _r Repeat Q until	X	S	X	X	↓	X	④

- ③ Z=1 : B_r-1=0
 Z=0 : B_r-1 ≠ 0
 ④ N=1 : MSB of Data=1
 N=0 : MSB of Data=0

Operation name	MNEMONICS	OP-code	Addressing							No.of	No.of	Operation	Flag					
			IMMED	EXT	IND	REG	REGI	IMP	IO	Bytes	States		7	6	4	2	1	0
										S	Z		H	P/V	N	C		
	OUTD	11 101 101 10 101 011					S		D	2	12	Br=0 Cr→A0~A7 Br→A8~A15 (HL) _H →(BC) _L HL _H -1→HL _H Br-1→Br Cr→A0~A7 Br→A8~A15 (OOC) _L · ■ Cr→A0~A7 ∞→A8~A15			③ X ↓ X X ↓ X		④ X X ↓ X	
	TSTIO ■	11 101 101 01 110 100 < ■ >	S						S	3	12		↓ ↓ S P R R					

③ Z=1 : Br-1=0

Z=0 : Br-1≠0

④ N=1 : MSB of Data=1

N=0 : MSB of Data=0

5. Special Control Instructions

Operation name	MNEMONICS	OP-code	Addressing							No.of	No.of	Operation	Flag					
			IMMED	EXT	IND	REG	REGI	IMP	REL	Bytes	States		7	6	4	2	1	0
										S	Z		H	P/V	N	C		
Special Function	DAA	00 100 111						S/D		1	4	Decimal Adjust Accumulator	↓	↓	↓	P	•	↓
Carry Control	CCF	00 111 111						*		1	3	$\bar{c} \rightarrow c$	•	•	R	•	R	↓
	SCF	00 110 111						*		1	3	$1 \rightarrow c$	•	•	R	•	R	S
CPU Control	DI	11 110 011						*		1	3	0→IEF	•	•	•	•	•	•
	EI	11 111 011						*		1	3	1→IEF	•	•	•	•	•	•
	HALT	01 110 110						*		1	3	CPU halted	•	•	•	•	•	•
	IM0	11 101 101						*		2	6	Interrupt mode0	•	•	•	•	•	•
		01 000 110																
	IM1	11 101 101						*		2	6	Interrupt mode1	•	•	•	•	•	•
		01 010 110																
	IM2	11 101 101						*		2	6	Interrupt mode2	•	•	•	•	•	•
		01 011 110																
	NOP	00 000 000						*		1	3	No operation	•	•	•	•	•	•
SLP	11 101 101						*		2	8+	Sleep	•	•	•	•	•	•	
	01 110 110																	

B. Instruction Summary in Alphabetical Order

MNEMONICS	No of bytes	No of Machine	No of states
ADC A,m	2	2	6
ADC A,g	1	2	4
ADC A,(HL)	1	2	6
ADC A,(IX+d)	3	6	14
ADC A,(IY+d)	3	6	14
ADD A,m	2	2	6
ADD A,g	1	2	4
ADD A,(HL)	1	2	6
ADD A,(IX+d)	3	6	14
ADD A,(IY+d)	3	6	14
ADC HL,ww	2	6	10
ADD HL,ww	1	5	7
ADD IX,xx	2	6	10
ADD IY,yy	2	6	10
AND m	2	2	6
AND g	1	2	4
AND (HL)	1	2	6
AND (IX+d)	3	6	14
AND (IY+d)	3	6	14
BIT b,(HL)	2	3	9
BIT b,(IX+d)	4	5	15
BIT b,(IY+d)	4	5	15
BIT b,g	2	2	6
CALL f,mn	3	2	6
			(If condition is false)
	3	6	16
			(If condition is true)

MNEMONICS	No of bytes	No of Machine	No of states
CALL mn	3	6	16
CCF	1	1	3
CPD	2	6	12
CPDR	2	8	14
			(If $BC_n \neq 0$ and $A_r \neq (HL)_n$)
	2	6	12
			(If $BC_n = 0$ or $A_r = (HL)_n$)
CP (HL)	1	2	6
CPI	2	6	12
CPIR	2	8	14
			(If $BC_n \neq 0$ and $A_r \neq (HL)_n$)
	2	6	12
			(If $BC_n = 0$ or $A_r = (HL)_n$)
CP ($IX+d$)	3	6	14
CP ($IY+d$)	3	6	14
CPL	1	1	3
CP m	2	2	6
CP g	1	2	4
DAA	1	2	4
DEC (HL)	1	4	10
DEC IX	2	3	7
DEC IY	2	3	7
DEC ($IX+d$)	3	8	18
DEC ($IY+d$)	3	8	18
DEC g	1	2	4
DEC ww	1	2	4
DI	1	1	3

MNEMONICS	No of bytes	No of Machine	No of states
DJNZ j	2	5	9 (If B _r ≠ 0)
	2	3	7 (If B _r = 0)
EI	1	1	3
EX AF,AF'	1	2	4
EX DE,HL	1	1	3
EX (SP),HL	1	6	16
EX (SP),IX	2	7	19
EX (SP),IY	2	7	19
EXX	1	1	3
HALT	1	1	3
IMO	2	2	6
IM1	2	2	6
IM2	2	2	6
INC g	1	2	4
INC (HL)	1	4	10
INC (IX+d)	3	8	18
INC (IY+d)	3	8	18
INC ww	1	2	4
INC IX	2	3	7
INC IY	2	3	7
IN A, (m)	2	3	9
IN g, (C)	2	3	9
INI	2	4	12
INIR	2	6	14 (If B _r ≠ 0)
	2	4	12 (If B _r = 0)
IND	2	4	12
INDR	2	6	14 (If B _r ≠ 0)

MNEMONICS	No of bytes	No of Machine	No of states
INDR	2	4	12 (If Br=0)
INO g,(m)	3	4	12
JP f,mn	3	2	6 (If f is false)
	3	3	9 (If f is true)
JP (HL)	1	1	3
JP (IX)	2	2	6
JP (IY)	2	2	6
JP mn	3	3	9
JR Z,j	2	2	6 (If condition is false)
	2	4	8 (If condition is true)
JR C,j	2	2	6 (If condition is false)
	2	4	8 (If condition is true)
JR j	2	4	8
JR NC,j	2	2	6 (If condition is false)
	2	4	8 (If condition is true)
JR NZ,j	2	2	6 (If condition is false)
	2	4	8 (If condition is true)

MNEMONICS	No of bytes	No of Machine	No of states
LD A, (BC)	1	2	6
LD A, (DE)	1	2	6
LD A, I	2	2	6
LD A, (mn)	3	4	12
LD A, R	2	2	6
LD (BC), A	1	3	7
LDD	2	4	12
LD (DE), A	1	3	7
LD ww, mn	3	3	9
LD ww, (mn)	4	6	18
LDDR	2	6	14 (If $BC_n \neq 0$)
	2	4	12 (If $BC_n = 0$)
LD (HL), m	2	3	9
LD HL, (mn)	3	5	15
LD (HL), g	1	3	7
LDI	2	4	12
LD I, A	2	2	6
LDIR	2	6	14 (If $BC_n \neq 0$)
	2	4	12 (If $BC_n = 0$)
LD IX, mn	4	4	12
LD IX, (mn)	4	6	18
LD (IX+d), m	4	5	15
LD (IX+d), g	3	7	15
LD IY, mn	4	4	12
LD IY, (mn)	4	6	18
LD (IY+d), m	4	5	15
LD (IY+d), g	3	7	15

MNEMONICS	No of bytes	No of Machine	No of states
LD (mn),A	3	5	13
LD (mn),vw	4	7	19
LD (mn),HL	3	6	16
LD (mn),IX	4	7	19
LD (mn),IY	4	7	19
LD R,A	2	2	6
LD g,(HL)	1	2	6
LD g,(IX+d)	3	6	14
LD g,(IY+d)	3	6	14
LD g,m	2	2	6
LD g,g'	1	2	4
LD SP,HL	1	2	4
LD SP,IX	2	3	7
LD SP,IY	2	3	7
MLT vw	2	13	17
NEG	2	2	6
NOP	1	1	3
OR (HL)	1	2	6
OR (IX+d)	3	6	14
OR (IY+d)	3	6	14
OR m	2	2	6
OR g	1	2	4
OTDM	2	6	14
OTDMR	2	8	16 (If B _r ≠ 0)
	2	6	14 (If B _r = 0)
OTDR	2	6	14 (If B _r ≠ 0)
	2	4	12 (If B _r = 0)

MNEMONICS	No of bytes	No of Machine	No of states
OTIM	2	6	14
OTIMR	2	8	16 (If Br $\neq$ 0)
	2	6	14 (If Br = 0)
OTIR	2	6	14 (If Br $\neq$ 0)
	2	4	12 (If Br = 0)
OUT (C),g	2	4	10
OUTD	2	4	12
OUTI	2	4	12
OUT (m),A	2	4	10
OUTO (m),g	3	5	13
POP IX	2	4	12
POP IY	2	4	12
POP zz	1	3	9
PUSH IX	2	6	14
PUSH IY	2	6	14
PUSH zz	1	5	11
RES b,(HL)	2	5	13
RES b,(IX+d)	4	7	19
RES b,(IY+d)	4	7	19
RES b,g	2	3	7
RET	1	3	9
RET f	1	3	5
			(If condition is false)
	1	4	10
			(If condition is true)
RETI	2	4	12
RETN	2	4	12

MNEMONICS	No of bytes	No of Machine	No of states
RLA	1	1	3
RLCA	1	1	3
RLC (HL)	2	5	13
RLC (IX+d)	4	7	19
RLC (IY+d)	4	7	19
RLC g	2	3	7
RLD	2	8	16
RL (HL)	2	5	13
RL (IX+d)	4	7	19
RL (IY+d)	4	7	19
RL g	2	3	7
RRA	1	1	3
RRCA	1	1	3
RRC (HL)	2	5	13
RRC (IX+d)	4	7	19
RRC (IY+d)	4	7	19
RRC g	2	3	7
RRD	2	8	16
RR (HL)	2	5	13
RR (IX+d)	4	7	19
RR (IY+d)	4	7	19
RR g	2	3	7
RST v	1	5	11
SBC A, (HL)	1	2	6
SBC A, (IX+d)	3	6	14
SBC A, (IY+d)	3	6	14
SBC A, ■	2	2	6

MNEMONICS	No of bytes	No of Machine	No of states
SBC A,g	1	2	4
SBC HL,ww	2	6	10
SCF	1	1	3
SET b,(HL)	2	5	13
SET b,(IX+d)	4	7	19
SET b,(IY+d)	4	7	19
SET b,g	2	3	7
SLA (HL)	2	5	13
SLA (IX+d)	4	7	19
SLA (IY+d)	4	7	19
SLA g	2	3	7
SLP	2	2	8
SRA (HL)	2	5	13
SRA (IX+d)	4	7	19
SRA (IY+d)	4	7	19
SRA g	2	3	7
SRL (HL)	2	5	13
SRL (IX+d)	4	7	19
SRL (IY+d)	4	7	19
SRL g	2	3	7
SUB (HL)	1	2	6
SUB (IX+d)	3	6	14
SUB (IY+d)	3	6	14
SUB ■	2	2	6
SUB g	1	2	4
TSTIO ■	3	4	12
TST g	2	3	7

MNEMONICS	No of bytes	No of Machine	No of states
TST $\blacksquare$	3	3	9
TST (HL)	2	4	10
XOR (HL)	1	2	6
XOR (IX+d)	3	6	14
XOR (IY+d)	3	6	14
XOR $\blacksquare$	2	2	6
XOR $\mathfrak{g}$	1	2	4

Table 1 HD64180 Op-code Map

1st op-code

Instruction format : $\times \times$

		vw (LO=ALL)								LO=0-7																						
		BC	DE	HL	SP									BC	DE	HL	AF	zz														
		g (LO=0-7)																NZ	NC	PO	P	f										
		B	D	H	(HL)	B	D	H	(HL)									00H	10H	20H	30H	v										
		0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111															
		0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F															
S	(HI=ALL)	B	0000	0	NOP	DJNZ j	JR NZ, j	JR NC, j	(NOTE1)									RET f	0													
		C	0001	1	LD vw, mn													POP zz	1													
		D	0010	2	LD(vw), A		LD(mn), HL	LD(mn), A										JP mn, A	OUT(m), A	EX(SP), HL	DI	2										
		E	0011	3	INC vw													LD g, s	ADD A, s	SUB s	AND s	OR s	3									
		H	0100	4	INC g													(NOTE1)					CALL f, mn	4								
		L	0101	5	DEC g													(NOTE1)					PUSH zz	5								
	(HL)	0110	6	LD g, m				(NOTE1)	(NOTE2)	HALT	(NOTE2)	(NOTE2)	(NOTE2)	(NOTE2)	ADD A, m	SUB m	AND m	OR m	6													
	A	0111	7	RLCA	RLA	DAA	SCF	(NOTE2)										RST v	7													
	B	1000	8	EXAF, AF'	JR j	JR Z, j	JR C, j											(NOTE2)									RET f	8				
	C	1001	9	ADD HL, vw																							RET	EXX	JP(HL)	LD SP, HL	9	
	D	1010	A	LD A, (vw)		LD HL, (mn)	LD A, (mn)																				LD g, s	ADC A, s	SBC A, s	XOR s	CP s	A
	E	1011	B	DEC vw																							(Table2)	IN A, (w)	EXDE, HL	EI	B	
	H	1100	C	INC g																							CALL f, mn				C	
	L	1101	D	DEC g				CALL mn				(NOTE3)	(Table3)	(NOTE3)	D																	
	(HL)	1110	E	LD g, m				(NOTE2)	(NOTE2)	(NOTE2)	(NOTE2)	(NOTE2)	(NOTE2)	(NOTE2)	ADC A, m	SBC A, m	XOR m	CP m	E													
	A	1111	F	RRCA	RRA	CPL	CCF	g (LO=8-F)										RST v	F													
				0	1	2	3											4	5	6	7	8	9	A	B	C	D	E	F			
				C	E	L	A											C	E	L	A	Z	C	PE	M	f						
																		08H	18H	28H	38H	v										
												LO=8-F																				

NOTE 1) (HL) replaces g.

2) (HL) replaces s.

- 3) If DDH is supplemented as 1st op-code for the instructions which have HL or (HL) as an operand in Table 1, the instructions are executed replacing HL with IX and (HL) with (IX+d).

```
ex.      22H : LD (mn), HL
          ↓
        DDH 22H : LD (mn), IX
```

If FDH is supplemented as 1st op-code for the instructions which have HL or (HL) as an operand in Table 1, the instructions are executed replacing HL with IY and (HL) with (IY+d).

```
ex.      34H : INC (HL)
          ↓
        FDH 34H : INC (IY+d)
```

However, JP (HL) and EX DE, HL are exception.

Note the followings.

If DDH is supplemented as 1st op-code for JP (HL), (IX) replaces (HL) as operand and JP (IX) is executed.

If FDH is supplemented as 1st op-code for JP (HL), (IY) replaces (HL) as operand and JP (IY) is executed.

Even if DDH or FDH is supplemented as 1st op-code for EX DE, HL, HL is not replaced and the instruction is regarded as illegal instruction.

Table 2 HD64180 Op-code Map

2nd op-code

Instruction format : CB × ×

				b (L0=0-7)																		
				0	2	4	6	0	2	4	6	0	2	4	6	0	2	4	6			
		HI	L0	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111			
				0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F			
g (HI = ALL)	B	0000	0	RLC g	RL g	SLA g		BIT b,g				RES b,g				SET b,g				0		
	C	0001	1																	1		
	D	0010	2																	2		
	E	0011	3					3														
	H	0100	4					4														
	L	0101	5																5			
	(HL)	0110	6	(NOTE1)	(NOTE1)	(NOTE1)		(NOTE1)				(NOTE1)				(NOTE1)				6		
	A	0111	7																	7		
	B	1000	8	RRC g	RR g	SRA g	SRL g	BIT b,g				RES b,g				SET b,g				8		
	C	1001	9																	9		
	D	1010	A																	A		
	E	1011	B																			B
	H	1100	C					C														
	L	1101	D																	D		
	(HL)	1110	E	(NOTE1)	(NOTE1)	(NOTE1)	(NOTE1)	(NOTE1)				(NOTE1)				(NOTE1)				E		
	A	1111	F																		F	
				0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F			
								1	3	5	7	1	3	5	7	1	3	5	7			
				b (L0=8-F)																		

NOTE 1) If DDH is supplemented as 1st op-code for the instructions which have (HL) as operand in Table 2, the instructions are executed replacing (HL) with (IX+d).
 If FDH is supplemented as 1st op-code for the instructions which have (HL) as operand in Table 2, the instructions are executed replacing (HL) with (IY+d).

Table 3 HD64180 Op-code Map

2nd op-code

Instruction format : ED × ×

le

format : ED × ×

		vw (L0=ALL)																	
		BC				DE				HL				SP					
		g (L0=0~7)																	
		B	D	H		B	D	H											
HI	L0	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111		
		0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F		
0000	0	IN0 g, (m)				IN g, (C)								LDI	LDIR			0	
0001	1	OUT0 (m), g				OUT(C), g								CPI	CPIR			1	
0010	2					SBC HL, vw								INI	INIR			2	
0011	3					LD (mn), vw				OTIM OTIMR				OUTI	OTIR			3	
0100	4	TST g		TST (HL)		NEG			TSTm TSTIOm									4	
0101	5					RETn												5	
0110	6					IMO	IM1			SLP									6
0111	7					LD I, ALD A, I RRD												7	
1000	8	IN0 g, (m)				IN g, (C)								LDD	LDDR			8	
1001	9	OUT0 (m), g				OUT (C), g								CPD	CPDR			9	
1010	A					ADC HL, vw								IND	INDR			A	
1011	B					LD vw, (mn)				OTDM OTDMR				OUTD	OTDR			B	
1100	C	TST g				MLT vw												C	
1101	D					RETI												D	
1110	E							IM2											E
1111	F					LD R, ALD A, R RLD												F	
		0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F		
		C	E	L	A	C	E	L	A										
		g (L0=8~F)																	

D. Bus and Control Signal Condition in each Machine Cycle

Instruction	States		ADDRESS	DATA	$\overline{RD}$	$\overline{WR}$	$\overline{ME}$	$\overline{IOE}$	$\overline{LIR}$	$\overline{HALT}$	ST
	M ₁ Cycle										
ADD HL,ww	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂										
	~MC ₅	TiTiTiTi									
ADD IX,xx ADD IY,yy	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	~MC ₆	TiTiTiTi									
ADC HL,ww SBC HL,ww	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	~MC ₆	TiTiTiTi									
ADD A,g ADC A,g SUB g SBC A,g AND g OR g XOR g CP g	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	Ti									
ADD A,m ADC A,m SUB m SBC A,m AND m OR m XOR m, CP m	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	1st operand Address	m	0	1	0	1	1	1	1
ADD A,(HL) ADC A,(HL) SUB (HL) SBC A,(HL) AND (HL) OR (HL) XOR (HL) CP (HL)	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	HL	DATA	0	1	0	1	1	1	1
ADD A,(IX+d) ADD A,(IY+d) ADC A,(IX+d) ADC A,(IY+d) SUB (IX+d) SUB (IY+d) SBC A,(IX+d)	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1

Instruction	States M. Cycle		ADDRESS	DATA	$\overline{RD}$	$\overline{WR}$	$\overline{ME}$	$\overline{IOE}$	$\overline{LIR}$	$\overline{HALT}$	ST
AND (IX+d)	MC ₂	T ₁ T ₂ T ₃	1st operand								
AND (IY+d)			Address	d	0	1	0	1	1	1	1
OR (IX+d)	MC ₄	TiTi									
OR (IY+d)											
XOR (IX+d)	MC ₅	TiTi									
XOR (IY+d)											
SBC A, (IY+d)	MC ₆	T ₁ T ₂ T ₃	IX+d								
CP (IX+d)			IY+d	DATA	0	1	0	1	1	1	1
CP (IY+d)											
BIT b,g	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
BIT b, (HL)	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC ₃	T ₁ T ₂ T ₃	HL	DATA	0	1	0	1	1	1	1
BIT b, (IX+d) BIT b, (IY+d)	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC ₃	T ₁ T ₂ T ₃	1st operand Address	d	0	1	0	1	1	1	1
	MC ₄	T ₁ T ₂ T ₃	3rd op-code Address	3rd op-code	0	1	0	1	0	1	1
	MC ₅	T ₁ T ₂ T ₃	IX+d IY+d	DATA	0	1	0	1	1	1	1
CALL mn	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	1st operand Address	n	0	1	0	1	1	1	1
	MC ₃	T ₁ T ₂ T ₃	2nd operand Address	m	0	1	0	1	1	1	1
	MC ₄	Ti									
	MC ₅	T ₁ T ₂ T ₃	SP-1	PCH	1	0	0	1	1	1	1
	MC ₆	T ₁ T ₂ T ₃	SP-2	PCL	1	0	0	1	1	1	1
CALL f,mn (If condition is false)	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	1st operand Address	n	0	1	0	1	1	1	1

Instruction	M. States Cycle		ADDRESS	DATA	$\overline{RD}$	$\overline{WR}$	$\overline{ME}$	$\overline{IOE}$	$\overline{LIR}$	$\overline{HALT}$	ST
CALL f,mn (If condition is true)	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	1st operand Address	n	0	1	0	1	1	1	1
	MC ₃	T ₁ T ₂ T ₃	2nd operand Address	m	0	1	0	1	1	1	1
	MC ₄	Ti									
	MC ₅	T ₁ T ₂ T ₃	SP-1	PCH	1	0	0	1	1	1	1
	MC ₆	T ₁ T ₂ T ₃	SP-2	PCL	1	0	0	1	1	1	1
CCF	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
CPI CPD	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC ₃	T ₁ T ₂ T ₃	HL	DATA	0	1	0	1	1	1	1
	MC ₄ ~MC ₆	TiTiTi									
CPIR CPDR (If BC _n ≠ 0 and Ar ≠ (HL) _n)	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC ₃	T ₁ T ₂ T ₃	HL	DATA	0	1	0	1	1	1	1
	MC ₄ ~MC ₆	TiTiTiTiTi									
CPIR CPDR (If BC _n =0 or Ar=(HL) _n)	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC ₃	T ₁ T ₂ T ₃	HL	DATA	0	1	0	1	1	1	1
	MC ₄ ~MC ₆	TiTiTi									
CPL	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
DAA	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	Ti									
DI	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0

Instruction	States		ADDRESS	DATA	$\overline{RD}$	$\overline{WR}$	$\overline{ME}$	$\overline{IOE}$	$\overline{LIR}$	$\overline{HALT}$	ST
DJNZ j (If Br $\neq$ 0)	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	Ti									
	MC ₃	T ₁ T ₂ T ₃	1st operand Address	j-2	0	1	0	1	1	1	1
	MC ₄										
	MC ₅	TiTi									
DJNZ j (If Br=0)	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	Ti									
	MC ₃	T ₁ T ₂ T ₃	1st operand Address	j-2	0	1	0	1	1	1	1
EI	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
EX DE,HL EXX	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
EX AF,AF'	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	Ti									
EX (SP),HL	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	SP	DATA	0	1	0	1	1	1	1
	MC ₃	T ₁ T ₂ T ₃	SP+1	DATA	0	1	0	1	1	1	1
	MC ₄	Ti									
	MC ₅	T ₁ T ₂ T ₃	SP+1	H	1	0	0	1	1	1	1
	MC ₆	T ₁ T ₂ T ₃	SP	L	1	0	0	1	1	1	1
EX (SP),IX EX (SP),IY	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC ₃	T ₁ T ₂ T ₃	SP	DATA	0	1	0	1	1	1	1
	MC ₄	T ₁ T ₂ T ₃	SP+1	DATA	0	1	0	1	1	1	1
	MC ₅	Ti									
	MC ₆										

Instruction	M. States Cycle		ADDRESS	DATA	RD	WR	ME	IOE	LIR	HALT	ST
EX (SP), IX EX (SP), IY	MC ₆	T ₁ T ₂ T ₃	SP+1	IXH IYH	1	0	0	1	1	1	1
	MC ₇	T ₁ T ₂ T ₃	SP	IXL IYL	1	0	0	1	1	1	1
HALT	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
					(0)	(1)	(0)	(1)	(0)	(0)	(0)
IMO IM1 IM2	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
INC g DEC g	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	Ti									
INC (HL) DEC (HL)	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	HL	DATA	0	1	0	1	1	1	1
	MC ₃	Ti									
	MC ₄	T ₁ T ₂ T ₃	HL	DATA	1	0	0	1	1	1	1
INC (IX+d) INC (IY+d) DEC (IX+d) DEC (IY+d)	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC ₃	T ₁ T ₂ T ₃	1st operand Address	d	0	1	0	1	1	1	1
	MC ₄										
	~MC ₅	TiTi									
	MC ₆	T ₁ T ₂ T ₃	IX+d IY+d	DATA	0	1	0	1	1	1	1
	MC ₇	Ti									
INC ww DEC ww	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	Ti									
INC IX INC IY DEC IX DEC IY	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC ₃	Ti									

Instruction	States		ADDRESS	DATA	$\overline{RD}$	$\overline{WR}$	$\overline{ME}$	$\overline{IOE}$	$\overline{LIR}$	$\overline{HALT}$	ST
IN A, (M)	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	1st operand Address	M	0	1	0	1	1	1	1
	MC ₃	T ₁ T ₂ T ₃	M to A ₀ ~A ₇ A to A ₈ ~A ₁₅	DATA	0	1	1	0	1	1	1
IN g, (C)	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC ₃	T ₁ T ₂ T ₃	BC	DATA	0	1	1	0	1	1	1
INO g, (M)	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC ₃	T ₁ T ₂ T ₃	1st operand Address	M	0	1	0	1	1	1	1
	MC ₄	T ₁ T ₂ T ₃	M to A ₀ ~A ₇ OOH to A ₈ ~A ₁₅	DATA	0	1	1	0	1	1	1
INI IND	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC ₃	T ₁ T ₂ T ₃	BC	DATA	0	1	1	0	1	1	1
	MC ₄	T ₁ T ₂ T ₃	HL	DATA	1	0	0	1	1	1	1
INIR INDR (If B _r ≠ 0)	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC ₃	T ₁ T ₂ T ₃	BC	DATA	0	1	1	0	1	1	1
	MC ₄	T ₁ T ₂ T ₃	HL	DATA	1	0	0	1	1	1	1
	MC ₅ ~MC ₆	T ₁ T ₁ T ₁									
INIR INDR (If B _r = 0)	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC ₃	T ₁ T ₂ T ₃	BC	DATA	0	1	1	0	1	1	1
	MC ₄	T ₁ T ₂ T ₃	HL	DATA	1	0	0	1	1	1	1

Instruction	M. States Cycle		ADDRESS	DATA	$\overline{RD}$	$\overline{WR}$	$\overline{ME}$	$\overline{IOE}$	$\overline{LIR}$	$\overline{HALT}$	ST
JP mn	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	1st operand Address	n	0	1	0	1	1	1	1
	MC ₃	T ₁ T ₂ T ₃	2nd operand Address	m	0	1	0	1	1	1	1
JP f,mn (If f is false)	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	1st operand Address	n	0	1	0	1	1	1	1
JP f,mn (If f is true)	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	1st operand Address	n	0	1	0	1	1	1	1
	MC ₃	T ₁ T ₂ T ₃	2nd operand Address	m	0	1	0	1	1	1	1
JP (HL)	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
JP (IX) JP (IY)	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
JR j	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	1st operand Address	j-2	0	1	0	1	1	1	1
	MC ₃										
	~MC ₄	TiTi									
JR C,j JR NC,j JR Z,j JR NZ,j (If condition is false)	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	1st operand Address	j-2	0	1	0	1	1	1	1
JR C,j JR NC,j JR Z,j JR NZ,j (If condition is true)	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	1st operand Address	j-2	0	1	0	1	1	1	1
	MC ₃										
	~MC ₄	TiTi									
LD g,g'	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	Ti									
LD g,m	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	1st operand Address	m	0	1	0	1	1	1	1

Instruction	M. Cycle	States	ADDRESS	DATA	$\overline{RD}$	$\overline{WR}$	$\overline{ME}$	$\overline{IOE}$	$\overline{LIR}$	$\overline{HALT}$	ST
LD g, (HL)	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	HL	DATA	0	1	0	1	1	1	1
LD g, (IX+d) LD g, (IY+d)	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC ₃	T ₁ T ₂ T ₃	1st operand Address	d	0	1	0	1	1	1	1
	MC ₄ ~MC ₅	TiTi									
	MC ₆	T ₁ T ₂ T ₃	IX+d IY+d	DATA	0	1	0	1	1	1	1
LD (HL), g	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	Ti									
	MC ₃	T ₁ T ₂ T ₃	HL	g	1	0	0	1	1	1	1
LD (IX+d), g LD (IY+d), g	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC ₃	T ₁ T ₂ T ₃	1st operand Address	d	0	1	0	1	1	1	1
	MC ₄ ~MC ₅	TiTiTi									
	MC ₇	T ₁ T ₂ T ₃	IX+d IY+d	g	1	0	0	1	1	1	1
LD (HL), m	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	1st operand Address	m	0	1	0	1	1	1	1
	MC ₃	T ₁ T ₂ T ₃	HL	DATA	1	0	0	1	1	1	1
LD (IX+d), m LD (IY+d), m	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC ₃	T ₁ T ₂ T ₃	1st operand Address	d	0	1	0	1	1	1	1
	MC ₄	T ₁ T ₂ T ₃	2nd operand Address	m	0	1	0	1	1	1	1
	MC ₅	T ₁ T ₂ T ₃	IX+d IY+d	DATA	1	0	0	1	1	1	1
LD A, (BC) LD A, (DE)	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0

Instruction	M. Cycle	States	ADDRESS	DATA	$\overline{RD}$	$\overline{WR}$	$\overline{ME}$	$\overline{IOE}$	$\overline{LIR}$	$\overline{HALT}$	ST
LD A, (BC)			BC								
LD A, (DE)	MC ₂	T ₁ T ₂ T ₃	DE	DATA	0	1	0	1	1	1	1
LD A, (mn)	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	1st operand Address	n	0	1	0	1	1	1	1
	MC ₃	T ₁ T ₂ T ₃	2nd operand Address	m	0	1	0	1	1	1	1
	MC ₄	T ₁ T ₂ T ₃	mn	DATA	0	1	0	1	1	1	1
LD (BC), A LD (DE), A	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T ₁									
	MC ₃	T ₁ T ₂ T ₃	BC DE	A	1	0	0	1	1	1	1
LD (mn), A	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	1st operand Address	n	0	1	0	1	1	1	1
	MC ₃	T ₁ T ₂ T ₃	2nd operand Address	m	0	1	0	1	1	1	1
	MC ₄	T ₁									
	MC ₅	T ₁ T ₂ T ₃	mn	A	1	0	0	1	1	1	1
LD A, I LD A, R LD I, A LD R, A	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
			2nd op-code	2nd							
	MC ₂	T ₁ T ₂ T ₃	Address op-code	op-code	0	1	0	1	0	1	1
LD ww, mn	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	1st operand Address	n	0	1	0	1	1	1	1
	MC ₃	T ₁ T ₂ T ₃	2nd operand Address	m	0	1	0	1	1	1	1
LD IX, mn LD IY, mn	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC ₃	T ₁ T ₂ T ₃	1st operand Address	n	0	1	0	1	1	1	1
	MC ₄	T ₁ T ₂ T ₃	2nd operand Address	m	0	1	0	1	1	1	1
LD HL, (mn)	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	1st operand Address	n	0	1	0	1	1	1	1

Instruction	M. Cycle	States	ADDRESS	DATA	$\overline{RD}$	$\overline{WR}$	$\overline{ME}$	$\overline{IOE}$	$\overline{LIR}$	$\overline{HALT}$	ST
LD HL, (mn)	MC ₃	T ₁ T ₂ T ₃	2nd operand Address	m	0	1	0	1	1	1	1
	MC ₄	T ₁ T ₂ T ₃	mn	DATA	0	1	0	1	1	1	1
	MC ₅	T ₁ T ₂ T ₃	mn+1	DATA	0	1	0	1	1	1	1
LD ww, (mn)	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC ₃	T ₁ T ₂ T ₃	1st operand Address	n	0	1	0	1	1	1	1
	MC ₄	T ₁ T ₂ T ₃	2nd operand Address	m	0	1	0	1	1	1	1
	MC ₅	T ₁ T ₂ T ₃	mn	DATA	0	1	0	1	1	1	1
	MC ₆	T ₁ T ₂ T ₃	mn+1	DATA	0	1	0	1	1	1	1
	MC ₇	T ₁ T ₂ T ₃									
LD IX, (mn) LD IY, (mn)	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC ₃	T ₁ T ₂ T ₃	1st operand Address	n	0	1	0	1	1	1	1
	MC ₄	T ₁ T ₂ T ₃	2nd operand Address	m	0	1	0	1	1	1	1
	MC ₅	T ₁ T ₂ T ₃	mn	DATA	0	1	0	1	1	1	1
	MC ₆	T ₁ T ₂ T ₃	mn+1	DATA	0	1	0	1	1	1	1
	MC ₇	T ₁ T ₂ T ₃									
LD (mn), HL	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	1st operand Address	n	0	1	0	1	1	1	1
	MC ₃	T ₁ T ₂ T ₃	2nd operand Address	m	0	1	0	1	1	1	1
	MC ₄	T ₁									
	MC ₅	T ₁ T ₂ T ₃	mn	L	1	0	0	1	1	1	1
	MC ₆	T ₁ T ₂ T ₃	mn+1	H	1	0	0	1	1	1	1
	MC ₇	T ₁ T ₂ T ₃									

Instruction	M ₁ Cycle	States	ADDRESS	DATA	RD	WR	WE	IOE	LIR	HALT	ST
LD (mn),vw	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC ₃	T ₁ T ₂ T ₃	1st operand Address	n	0	1	0	1	1	1	1
	MC ₄	T ₁ T ₂ T ₃	2nd operand Address	m	0	1	0	1	1	1	1
	MC ₅	Ti									
	MC ₆	T ₁ T ₂ T ₃	mn	vwL	1	0	0	1	1	1	1
	MC ₇	T ₁ T ₂ T ₃	mn+1	vwH	1	0	0	1	1	1	1
LD (mn),IX LD (mn),IY	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC ₃	T ₁ T ₂ T ₃	1st operand Address	n	0	1	0	1	1	1	1
	MC ₄	T ₁ T ₂ T ₃	2nd operand Address	m	0	1	0	1	1	1	1
	MC ₅	Ti									
	MC ₆	T ₁ T ₂ T ₃	mn	IXL IYL	1	0	0	1	1	1	1
	MC ₇	T ₁ T ₂ T ₃	mn+1	IXH IYH	1	0	0	1	1	1	1
LD SP,HL	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	Ti									
LD SP,IX LD SP,IY	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC ₃	Ti									
LDI LDD	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC ₃	T ₁ T ₂ T ₃	HL	DATA	0	1	0	1	1	1	1
	MC ₄	T ₁ T ₂ T ₃	DE	DATA	1	0	0	1	1	1	1

Instruction	M. Cycle	States	ADDRESS	DATA	$\overline{RD}$	$\overline{WR}$	$\overline{ME}$	$\overline{IOE}$	$\overline{LIR}$	$\overline{HALT}$	ST
LDIR LDDR (If $BC_n \neq 0$)	MC_1	$T_1 T_2 T_3$	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC_2	$T_1 T_2 T_3$	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC_3	$T_1 T_2 T_3$	HL	DATA	0	1	0	1	1	1	1
	MC_4	$T_1 T_2 T_3$	DE	DATA	1	0	0	1	1	1	1
	MC_5 $\sim MC_5$	$Ti Ti$									
LDIR LDDR (If $BC_n = 0$)	MC_1	$T_1 T_2 T_3$	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC_2	$T_1 T_2 T_3$	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC_3	$T_1 T_2 T_3$	HL	DATA	0	1	0	1	1	1	1
	MC_4	$T_1 T_2 T_3$	DE	DATA	1	0	0	1	1	1	1
MLT vv	MC_1	$T_1 T_2 T_3$	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC_2	$T_1 T_2 T_3$	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC_3 $\sim MC_{12}$	$Ti Ti Ti Ti$ $Ti Ti Ti Ti$ $Ti Ti Ti$									
NEG	MC_1	$T_1 T_2 T_3$	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC_2	$T_1 T_2 T_3$	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
NOP	MC_1	$T_1 T_2 T_3$	1st op-code Address	1st op-code	0	1	0	1	0	1	0
OUT (■), A	MC_1	$T_1 T_2 T_3$	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC_2	$T_1 T_2 T_3$	1st operand Address	■	0	1	0	1	1	1	1
	MC_3	Ti									
	MC_4	$T_1 T_2 T_3$	■ to $A_0 \sim A_7$ A to $A_8 \sim A_{15}$	A	1	0	1	0	1	1	1

Instruction	States M ₁ Cycle		ADDRESS	DATA	$\overline{RD}$	$\overline{WR}$	$\overline{ME}$	$\overline{IOE}$	$\overline{LIR}$	$\overline{HALT}$	ST
OUT (C),g	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC ₃	Ti									
	MC ₄	T ₁ T ₂ T ₃	BC _g	g	1	0	1	0	1	1	1
OUTO (■),g	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC ₃	T ₁ T ₂ T ₃	1st operand Address	■	0	1	0	1	1	1	1
	MC ₄	Ti									
	MC ₅	T ₁ T ₂ T ₃	■ to A ₀ ~A ₇ OOH to A ₀ ~A ₁₅	g	1	0	1	0	1	1	1
OUTI OUTD	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC ₃	T ₁ T ₂ T ₃	HL	DATA	0	1	0	1	1	1	1
	MC ₄	T ₁ T ₂ T ₃	BC	DATA	1	0	1	0	1	1	1
OTIR OTDR (IF B _r ≠ 0)	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC ₃	T ₁ T ₂ T ₃	HL	DATA	0	1	0	1	1	1	1
	MC ₄	T ₁ T ₂ T ₃	BC	DATA	1	0	1	0	1	1	1
	MC ₅ ~MC ₆	TiTi									
OTIR OTDR (If B _r =0)	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC ₃	T ₁ T ₂ T ₃	HL	DATA	0	1	0	1	1	1	1
	MC ₄	T ₁ T ₂ T ₃	BC	DATA	1	0	1	0	1	1	1

Instruction	M. Cycle	States	ADDRESS	DATA	$\overline{RD}$	$\overline{WR}$	$\overline{ME}$	$\overline{IOE}$	$\overline{LIR}$	$\overline{HALT}$	ST
OTIM OTDM	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC ₃	Ti									
	MC ₄	T ₁ T ₂ T ₃	HL	DATA	0	1	0	1	1	1	1
	MC ₅	T ₁ T ₂ T ₃	C to A ₀ ~A ₇ OOH to A ₈ ~A ₁₅	DATA	1	0	1	0	1	1	1
	MC ₆	Ti									
OTIMR OTDMR (If B _r ≠ 0)	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC ₃	Ti									
	MC ₄	T ₁ T ₂ T ₃	HL	DATA	0	1	0	1	1	1	1
	MC ₅	T ₁ T ₂ T ₃	C to A ₀ ~A ₇ OOH to A ₈ ~A ₁₅	DATA	1	0	1	0	1	1	1
	MC ₆	Ti									
OTIMR OTDMR (If B _r = 0)	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC ₃	Ti									
	MC ₄	T ₁ T ₂ T ₃	HL	DATA	0	1	0	1	1	1	1
	MC ₅	T ₁ T ₂ T ₃	C to A ₀ ~A ₇ OOH to A ₈ ~A ₁₅	DATA	1	0	1	0	1	1	1
	MC ₆	Ti									
POP zz	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	SP	DATA	0	1	0	1	1	1	1
	MC ₃	T ₁ T ₂ T ₃	SP+1	DATA	0	1	0	1	1	1	1
POP IX POP IY	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0

Instruction	M. Cycle	States	ADDRESS	DATA	RD	WR	ME	IOE	LIR	HALT	ST
POP IX POP IY	MC ₂	T ₁ T ₂ T ₃	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC ₃	T ₁ T ₂ T ₃	SP	DATA	0	1	0	1	1	1	1
	MC ₄	T ₁ T ₂ T ₃	SP+1	DATA	0	1	0	1	1	1	1
PUSH zz	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂ ~MC ₃	TiTi									
	MC ₄	T ₁ T ₂ T ₃	SP-1	zzH	1	0	0	1	1	1	1
	MC ₅	T ₁ T ₂ T ₃	SP-2	zzL	1	0	0	1	1	1	1
PUSH IX PUSH IY	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC ₃ ~MC ₄	TiTi									
	MC ₅	T ₁ T ₂ T ₃	SP-1	IXH IYH	1	0	0	1	1	1	1
	MC ₆	T ₁ T ₂ T ₃	SP-2	IXL IYL	1	0	0	1	1	1	1
RET	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	SP	DATA	0	1	0	1	1	1	1
	MC ₃	T ₁ T ₂ T ₃	SP+1	DATA	0	1	0	1	1	1	1
RET f (If conditi- on is false)	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂ ~MC ₃	TiTi									
RET f (If conditi- on is true)	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	Ti									
	MC ₃	T ₁ T ₂ T ₃	SP	DATA	0	1	0	1	1	1	1
	MC ₄	T ₁ T ₂ T ₃	SP+1	DATA	0	1	0	1	1	1	1
RETI RETN	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1

Instruction	States		ADDRESS	DATA	$\overline{RD}$	$\overline{WR}$	$\overline{ME}$	$\overline{IOE}$	$\overline{LIR}$	$\overline{HALT}$	ST
	M. Cycle										
RETI RETN	MC ₃	T ₁ T ₂ T ₃	SP	DATA	0	1	0	1	1	1	1
	MC ₄	T ₁ T ₂ T ₃	SP+1	DATA	0	1	0	1	1	1	1
RLCA RLA RRCA RRA	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
RLC g RL g RRC g RR g SLA g SRA g SRL g	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC ₃	Ti									
RLC (HL) RL (HL) RRC (HL) RR (HL) SLA (HL) SRA (HL) SRL (HL)	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC ₃	T ₁ T ₂ T ₃	HL	DATA	0	1	0	1	1	1	1
	MC ₄	Ti									
	MC ₅	T ₁ T ₂ T ₃	HL	DATA	1	0	0	1	1	1	1
RLC (IX+d) RLC (IY+d)	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
RL (IX+d) RL (IY+d)	MC ₂	T ₁ T ₂ T ₃	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
RRC (IX+d) RRC (IY+d)	MC ₃	T ₁ T ₂ T ₃	1st operand Address	d	0	1	0	1	1	1	1
RR (IX+d) RR (IY+d)	MC ₄	T ₁ T ₂ T ₃	3rd op-code Address	3rd op-code	0	1	0	1	0	1	1
SLA (IX+d) SLA (IY+d)	MC ₅	T ₁ T ₂ T ₃	IX+d IY+d	DATA	0	1	0	1	1	1	1
SRA (IX+d) SRA (IY+d)	MC ₆	Ti									
SRL (IX+d) SRL (IY+d)	MC ₇	T ₁ T ₂ T ₃	IX+d IY+d	DATA	1	0	0	1	1	1	1
RLD RRD	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC ₃	T ₁ T ₂ T ₃	HL	DATA	0	1	0	1	1	1	1

Instruction	M. Cycle	States	ADDRESS	DATA	$\overline{RD}$	$\overline{WR}$	$\overline{ME}$	$\overline{IOE}$	$\overline{LIR}$	$\overline{HALT}$	ST
RLD RRD	MC ₄										
	~MC ₇	TiTiTiTi									
	MC ₈	T ₁ T ₂ T ₃	HL	DATA	1	0	0	1	1	1	1
RST v	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂										
	~MC ₃	TiTi									
	MC ₄	T ₁ T ₂ T ₃	SP-1	PCH	1	0	0	1	1	1	1
	MC ₅	T ₁ T ₂ T ₃	SP-2	PCL	1	0	0	1	1	1	1
SCF			1st op-code	1st							
	MC ₁	T ₁ T ₂ T ₃	Address	op-code	0	1	0	1	0	1	0
SET b,g RES b,g	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC ₃										
	MC ₃	Ti									
SET b, (HL) RES b, (HL)	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC ₃	T ₁ T ₂ T ₃	HL	DATA	0	1	0	1	1	1	1
	MC ₄	Ti									
	MC ₅	T ₁ T ₂ T ₃	HL	DATA	1	0	0	1	1	1	1
SET b, (IX+d) SET b, (IY+d) RES b, (IX+d) RES b, (IY+d)	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
			2nd op-code	2nd							
	MC ₂	T ₁ T ₂ T ₃	Address	op-code	0	1	0	1	0	1	1
	MC ₃	T ₁ T ₂ T ₃	1st operand Address	d	0	1	0	1	1	1	1
	MC ₄	T ₁ T ₂ T ₃	3rd op-code Address	3rd op-code	0	1	0	1	0	1	1
	MC ₅	T ₁ T ₂ T ₃	IX+d IY+d	DATA	0	1	0	1	1	1	1
	MC ₆	Ti									
	MC ₇	T ₁ T ₂ T ₃	IX+d IY+d	DATA	1	0	0	1	1	1	1

Instruction	M. Cycle	States	ADDRESS	DATA	RD	WR	ME	IOE	LIR	HALT	ST
SLP	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
					(1)	(1)	(1)	(1)	(1)	(0)	(1)
TSTIO ■	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC ₃	T ₁ T ₂ T ₃	1st operand Address	■	0	1	0	1	1	1	1
	MC ₄	T ₁ T ₂ T ₃	C to A ₀ ~A ₇ OOH to A ₈ ~A ₁₅	DATA	0	1	1	0	1	1	1
TST ■	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC ₃	T ₁ T ₂ T ₃	1st operand Address	■	0	1	0	1	1	1	1
TST g	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC ₃	Ti									
TST (HL)	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC ₃	Ti									
	MC ₄	T ₁ T ₂ T ₃	HL	DATA	0	1	0	1	1	1	1

INTERRUPT

NMI			Next op-code								
	MC ₁	T ₁ T ₂ T ₃	Address(PC)		0	1	0	1	0	1	0
	MC ₂										
	~MC ₃	TiTi									
	MC ₄	T ₁ T ₂ T ₃	SP-1	PCH	1	0	0	1	1	1	1
INT ₀ MODE 0 (RST INSERTED)	MC ₅	T ₁ T ₂ T ₃	SP-2	PCL	1	0	0	1	1	1	1
		T ₁ T ₂ T _w	Next op-code	1st							
	MC ₁	T _w T ₃	Address(PC)	op-code	1	1	1	0	0	1	0
	~MC ₃	TiTi									

Instruction	States M ₁ Cycle	ADDRESS	DATA	$\overline{RD}$	$\overline{WR}$	$\overline{ME}$	$\overline{IOE}$	$\overline{LIR}$	$\overline{HALT}$	ST
INT ₀ MODE 0 (RST INSERTED)	MC ₄ T ₁ T ₂ T ₃	SP-1	PCH	1	0	0	1	1	1	1
	MC ₅ T ₁ T ₂ T ₃	SP-2	PCL	1	0	0	1	1	1	1
INT ₀ MODE 0 (CALL- INSERTED)	MC ₁ T ₁ T ₂ T _w TwT ₃	Next op-code Address(PC)	1st op-code	1	1	1	0	0	1	0
	MC ₂ T ₁ T ₂ T ₃	PC	n	0	1	0	1	1	1	1
	MC ₃ T ₁ T ₂ T ₃	PC+1	m	0	1	0	1	1	1	1
	MC ₄ Ti									
	MC ₅ T ₁ T ₂ T ₃	SP-1	PC+2(H)	1	0	0	1	1	1	1
	MC ₆ T ₁ T ₂ T ₃	SP-2	PC+2(L)	1	0	0	1	1	1	1
INT ₀ MODE 1	MC ₁ T ₁ T ₂ T _w TwT ₃	Next op-code Address(PC)		1	1	1	0	0	1	0
	MC ₂ T ₁ T ₂ T ₃	SP-1	PCH	1	0	0	1	1	1	1
	MC ₃ T ₁ T ₂ T ₃	SP-2	PCL	1	0	0	1	1	1	1
INT ₀ MODE 2	MC ₁ T ₁ T ₂ T _w TwT ₃	Next op-code Address(PC)	Vector	1	1	1	0	0	1	0
	MC ₂ Ti									
	MC ₃ T ₁ T ₂ T ₃	SP-1	PCH	1	0	0	1	1	1	1
	MC ₄ T ₁ T ₂ T ₃	SP-2	PCL	1	0	0	1	1	1	1
	MC ₅ T ₁ T ₂ T ₃	I, Vector	DATA	0	1	0	1	1	1	1
	MC ₆ T ₁ T ₂ T ₃	I, Vector +1	DATA	0	1	0	1	1	1	1
INT ₁ INT ₂ Internal Interrupts	MC ₁ T ₁ T ₂ T _w TwT ₃	Next op-code Address(PC)		1	1	1	1	1	1	0
	MC ₂ Ti									
	MC ₃ T ₁ T ₂ T ₃	SP-1	PCH	1	0	0	1	1	1	1
	MC ₄ T ₁ T ₂ T ₃	SP-2	PCL	1	0	0	1	1	1	1
	MC ₅ T ₁ T ₂ T ₃	I, Vector	DATA	0	1	0	1	1	1	1
	MC ₆ T ₁ T ₂ T ₃	I, Vector +1	DATA	0	1	0	1	1	1	1

Request \ Current Status		Normal Operation (CPU mode) (IOSTOP mode)	WAIT State	Refresh Cycle	Interrupt Acknowledge Cycle	DMA Cycle	Bus Release Mode	SLEEP Mode	SYSTEM STOP Mode
WAIT input		Acceptable	Acceptable	Ignored	Acceptable	Acceptable	Ignored	Ignored	Ignored
Refresh Req. (Request of Refresh by the on-chip Refresh Controller)		Refresh cycle begins at the end of MC.	Not acceptable	—	Refresh cycle begins at the end of MC.	Refresh cycle begins at the end of MC.	Not acceptable	On-chip refresh controller stops	←
DMA Req.		DMA cycle begins at the end of MC.	DMA cycle begins at the end of MC.	Acceptable *, Refresh cycle precedes. DMA cycle begins at the end of one MC.	Acceptable *, DMA cycle begins after 1st interrupt acknowledge cycle.	Acceptable Refer to "2.9 DMA Controller" for details.	Acceptable *, After Bus release cycle, DMA cycle begins at the end of one MC.	Acceptable *, After CPU exiting from SLEEP mode, DMA cycle begins at the end of one MC.	Acceptable *, After CPU exiting from SYSTEM STOP mode, DMA cycle begins at the end of one MC.
Bus Req.		Bus is released at the end of MC.	Ignored	Bus is released at the end of MC.	Bus is released at the end of MC.	←	—	Ignored	Ignored
Interrupt	INT ₀ , INT ₁ , INT ₂	Accepted after executing the current instruction.	←	Not acceptable	Not acceptable	←	←	Acceptable Return from SLEEP mode to normal operation.	←
	Internal I/O Interrupt	↑	↑	↑	↑	↑	↑	↑	—
	NMI	↑	↑	↑	Not acceptable Interrupt acknowledge cycle precedes. NMI is accepted after executing the next instruction.	Acceptable DMA cycle stops.	↑	↑	←

NOTE) * : not acceptable when DMA Request is in level sense.

↑ : same as the above

← : same as the left

MC: Machine Cycle

E-2. Request Priority

The HD64180 has the following three types of requests.

Type 1.

To be accepted in specified state WAIT

Type 2.

To be accepted in each machine cycle Refresh Req.
DMA Req.
Bus Req.

Type 3.

To be accepted in each instruction Interrupt Req.

Type 1, Type 2, and Type 3 requests priority is shown as follows.

highest priority Type 1 > Type 2 > Type 3 lowest priority

Each request priority in Type 2 is shown as follows.

highest priority Bus Req. > Refresh Req. > DMA Req. lowest priority

(NOTE) If Bus Req. and Refresh Req. occurs simultaneously, Bus Req.
is accepted but Refresh Req. is cleared.

Refer to “2.7 Interrupts” for each request priority in Type 3.

F. Status Signals

The following table shows pin outputs in each operating mode.

Mode		$\overline{CIR}$	$\overline{ME}$	$\overline{IOE}$	$\overline{RD}$	$\overline{WR}$	$\overline{REF}$	$\overline{HALT}$	$\overline{BUSACK}$	ST	Address BUS	Data BUS
CPU Operation	Op-code Fetch (1st op-code)	0	0	1	0	1	1	1	1	0	A	I
	Op-code Fetch (except 1st op-code)	0	0	1	0	1	1	1	1	1	A	I
	Memory Read	1	0	1	0	1	1	1	1	1	A	I
	Memory Write	1	0	1	1	0	1	1	1	1	A	O
	I/O Read	1	1	0	0	1	1	1	1	1	A	I
	I/O Write	1	1	0	1	0	1	1	1	1	A	O
	Internal Operation	1	1	1	1	1	1	1	1	1	A	I
Refresh		1	0	1	1	1	0	1	1	1/0	A	I
Interrupt	NMI	0	0	1	0	1	1	1	1	0	A	I
	INT_0	0	1	0	1	1	1	1	1	0	A	I
	INT_1 , INT_2 & Internal Interrupts	1	1	1	1	1	1	1	1	0	A	I
BUS RELEASE		1	Z	Z	Z	Z	1	1	0	1/0	Z	I
HALT		0	0	1	0	1	1	0	1	0	A	I
SLEEP		1	1	1	1	1	1	0	1	1	1	I
Internal DMA	Memory Read	1	0	1	0	1	1	1	1	0	A	I
	Memory Write	1	0	1	1	0	1	1	1	0	A	O
	I/O Read	1	1	0	0	1	1	1	1	0	A	I
	I/O Write	1	1	0	1	0	1	1	1	0	A	O
RESET		1	1	1	1	1	1	1	1	1	Z	I

NOTE) 1 : HIGH

0 : LOW

A : Programmable

Z : High Impedance

I : Input

O : Output

G. Internal I/O Registers

Internal I/O register address ranges from 0000H to 00FFH. IOA7 and IOA6 can be defined by software. The following shows the addresses in the case of IOA7 and IOA6 = 0.

REGISTER	MNEMONICS	ADDRESS	REMARKS																								
ASCII Control Register A Channel 0 : CNTLA0		0 0	bit during RESET R/W <table><tr><td>MPE</td><td>RE</td><td>TE</td><td>RTS₀</td><td>MPBR/ EFR</td><td>MOD2</td><td>MOD1</td><td>MOD0</td></tr><tr><td>0</td><td>0</td><td>0</td><td>1</td><td>invalid</td><td>0</td><td>0</td><td>0</td></tr><tr><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td></tr></table> MODE Selection Multi Processor Bit Receive/ Error Flag Reset Request To Send Transmit Enable Receive Enable Multi Processor Enable	MPE	RE	TE	RTS ₀	MPBR/ EFR	MOD2	MOD1	MOD0	0	0	0	1	invalid	0	0	0	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
		MPE	RE	TE	RTS ₀	MPBR/ EFR	MOD2	MOD1	MOD0																		
0	0	0	1	invalid	0	0	0																				
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W																				
ASCII Control Register A Channel 1 : CNTLA1		0 1	bit during RESET R/W <table><tr><td>MPE</td><td>RE</td><td>TE</td><td>CKA1D</td><td>MPBR/ EFR</td><td>MOD2</td><td>MOD1</td><td>MOD0</td></tr><tr><td>0</td><td>0</td><td>0</td><td>1</td><td>invalid</td><td>0</td><td>0</td><td>0</td></tr><tr><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td></tr></table> MODE Selection Multi Processor Bit Receive/ Error Flag Reset CKA1 Disable Transmit Enable Receive Enable Multi Processor Enable MOD2, 1, 0 0 0 0 Start + 7 bit Data + 1 Stop 0 0 1 Start + 7 bit Data + 2 Stop 0 1 0 Start + 7 bit Data + Parity + 1 Stop 0 1 1 Start + 7 bit Data + Parity + 2 Stop 1 0 0 Start + 8 bit Data + 1 Stop 1 0 1 Start + 8 bit Data + 2 Stop 1 1 0 Start + 8 bit Data + Parity + 1 Stop 1 1 1 Start + 8 bit Data + Parity + 2 Stop	MPE	RE	TE	CKA1D	MPBR/ EFR	MOD2	MOD1	MOD0	0	0	0	1	invalid	0	0	0	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
		MPE	RE	TE	CKA1D	MPBR/ EFR	MOD2	MOD1	MOD0																		
0	0	0	1	invalid	0	0	0																				
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W																				
ASCII Control Register B Channel 0 : CNTLB0		0 2	bit during RESET R/W <table><tr><td>MPBT</td><td>MP</td><td>CTS/ PS</td><td>PEO</td><td>DR</td><td>SS2</td><td>SS1</td><td>SS0</td></tr><tr><td>invalid</td><td>0</td><td>.</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td></tr><tr><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td></tr></table> Clock Source and Speed Select Divide Ratio Parity Even or Odd Clear To Send/Prescale Multi Processor Multi Processor Bit Transmit . CTS : Depending on the condition of CTS terminal. PS : Cleared to 0.	MPBT	MP	CTS/ PS	PEO	DR	SS2	SS1	SS0	invalid	0	.	0	0	1	1	1	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
		MPBT	MP	CTS/ PS	PEO	DR	SS2	SS1	SS0																		
invalid	0	.	0	0	1	1	1																				
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W																				

REGISTER	MNEMONICS	ADDRESS	REMARKS																																																	
ASCII Control Register B Channel 1 : CNTLB1		0 3	bit																																																	
			during RESET																																																	
			R/W																																																	
			MPBT	MP	CTS/ PS	PEO	DR	SS2	SS1	SS0																																										
			invalid	0	0	0	0	1	1	1																																										
			R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W																																										
			Clock Source and Speed Select																																																	
			Divide Ratio																																																	
			Parity Even or Odd																																																	
			Clear To Send/Prescale																																																	
Multi Processor																																																				
Multi Processor Bit Transmit																																																				
<table><tr><th>General divide ratio</th><th colspan="2">PS=0 (divide ratio= 10)</th><th colspan="2">PS= 1 (divide ratio= 30)</th></tr><tr><th>SS2,1,0</th><th>DR=0 (× 16)</th><th>DR=1 (× 64)</th><th>DR=0 (× 16)</th><th>DR=1 (× 64)</th></tr><tr><td>000</td><td>$\phi \div 160$</td><td>$\phi \div 640$</td><td>$\phi \div 480$</td><td>$\phi \div 1920$</td></tr><tr><td>001</td><td>$\div 320$</td><td>$\div 1280$</td><td>$\div 960$</td><td>$\div 3840$</td></tr><tr><td>010</td><td>$\div 640$</td><td>$\div 2560$</td><td>$\div 1920$</td><td>$\div 7680$</td></tr><tr><td>011</td><td>$\div 1280$</td><td>$\div 5120$</td><td>$\div 3840$</td><td>$\div 15360$</td></tr><tr><td>100</td><td>$\div 2560$</td><td>$\div 10240$</td><td>$\div 7680$</td><td>$\div 30720$</td></tr><tr><td>101</td><td>$\div 5120$</td><td>$\div 20480$</td><td>$\div 15360$</td><td>$\div 61440$</td></tr><tr><td>110</td><td>$\div 10240$</td><td>$\div 40960$</td><td>$\div 30720$</td><td>$\div 122880$</td></tr></table>								General divide ratio	PS=0 (divide ratio= 10)		PS= 1 (divide ratio= 30)		SS2,1,0	DR=0 (× 16)	DR=1 (× 64)	DR=0 (× 16)	DR=1 (× 64)	000	$\phi \div 160$	$\phi \div 640$	$\phi \div 480$	$\phi \div 1920$	001	$\div 320$	$\div 1280$	$\div 960$	$\div 3840$	010	$\div 640$	$\div 2560$	$\div 1920$	$\div 7680$	011	$\div 1280$	$\div 5120$	$\div 3840$	$\div 15360$	100	$\div 2560$	$\div 10240$	$\div 7680$	$\div 30720$	101	$\div 5120$	$\div 20480$	$\div 15360$	$\div 61440$	110	$\div 10240$	$\div 40960$	$\div 30720$	$\div 122880$
General divide ratio	PS=0 (divide ratio= 10)		PS= 1 (divide ratio= 30)																																																	
SS2,1,0	DR=0 (× 16)	DR=1 (× 64)	DR=0 (× 16)	DR=1 (× 64)																																																
000	$\phi \div 160$	$\phi \div 640$	$\phi \div 480$	$\phi \div 1920$																																																
001	$\div 320$	$\div 1280$	$\div 960$	$\div 3840$																																																
010	$\div 640$	$\div 2560$	$\div 1920$	$\div 7680$																																																
011	$\div 1280$	$\div 5120$	$\div 3840$	$\div 15360$																																																
100	$\div 2560$	$\div 10240$	$\div 7680$	$\div 30720$																																																
101	$\div 5120$	$\div 20480$	$\div 15360$	$\div 61440$																																																
110	$\div 10240$	$\div 40960$	$\div 30720$	$\div 122880$																																																
111 External clock (the frequency $< \phi \div 40$)																																																				
ASCII Status Register Channel 0 : STAT0		0 4	bit																																																	
			during RESET																																																	
			R/W																																																	
			RDRF	OVRN	PE	FE	RIE	$\overline{DCD}_0$	TDRE	TIE																																										
			0	0	0	0	0	*	1	0																																										
			R	R	R	R	R/W	R	R	R/W																																										
			Transmit Interrupt Enable																																																	
			Transmit Data Register Empty																																																	
			Data Carrier Detect																																																	
			Receive Interrupt Enable																																																	
Framing Error																																																				
Parity Error																																																				
Over Run Error																																																				
Receive Data Register Full																																																				
* $\overline{DCD}_0$: Depending on the condition of $\overline{DCD}_0$ terminal.																																																				
ASCII Status Register Channel 1 : STAT1		0 5	bit																																																	
			during RESET																																																	
			R/W																																																	
			RDRF	OVRN	PE	FE	RIE	CTS1E	TDRE	TIE																																										
			0	0	0	0	0	0	1	0																																										
			R	R	R	R	R/W	R/W	R	R/W																																										
			Transmit Interrupt Enable																																																	
			Transmit Data Register Empty																																																	
			CTS1 Enable																																																	
			Receive Interrupt Enable																																																	
Framing Error																																																				
Parity Error																																																				
Over Run Error																																																				
Receive Data Register Full																																																				

REGISTER	MNEMONICS	ADDRESS	REMARKS																																												
ASCI Transmit Data Register Channel 0	: TDR0	0 6	bit during RESET <table><tr><td>EF</td><td>EIE</td><td>RE</td><td>TE</td><td>—</td><td>SS2</td><td>SS1</td><td>SS0</td></tr><tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td></tr><tr><td>R</td><td>R/W</td><td>R/W</td><td>R/W</td><td></td><td>R/W</td><td>R/W</td><td>R/W</td></tr></table> End Flag End Interrupt Enable Receive Enable Transmit Enable Speed Select <table><tr><th>SS2,1,0</th><th>Baud Rate</th><th>SS2,1,0</th><th>Baud Rate</th></tr><tr><td>000</td><td>$\phi \div 20$</td><td>100</td><td>$\phi \div 320$</td></tr><tr><td>001</td><td>$\div 40$</td><td>101</td><td>$\div 640$</td></tr><tr><td>010</td><td>$\div 80$</td><td>110</td><td>$\div 1280$</td></tr><tr><td>011</td><td>$\div 160$</td><td>111</td><td>External (the frequency $< \div 20$)</td></tr></table>	EF	EIE	RE	TE	—	SS2	SS1	SS0	0	0	0	0	1	1	1	1	R	R/W	R/W	R/W		R/W	R/W	R/W	SS2,1,0	Baud Rate	SS2,1,0	Baud Rate	000	$\phi \div 20$	100	$\phi \div 320$	001	$\div 40$	101	$\div 640$	010	$\div 80$	110	$\div 1280$	011	$\div 160$	111	External (the frequency $< \div 20$)
EF	EIE	RE		TE	—	SS2	SS1	SS0																																							
0	0	0		0	1	1	1	1																																							
R	R/W	R/W		R/W		R/W	R/W	R/W																																							
SS2,1,0	Baud Rate	SS2,1,0		Baud Rate																																											
000	$\phi \div 20$	100		$\phi \div 320$																																											
001	$\div 40$	101		$\div 640$																																											
010	$\div 80$	110		$\div 1280$																																											
011	$\div 160$	111		External (the frequency $< \div 20$)																																											
ASCI Transmit Data Register Channel 1	: TDR1	0 7																																													
ASCI Receive Data Register Channel 0	: TSR0	0 8																																													
ASCI Receive Data Register Channel 1	: TSR1	0 9																																													
CSI/O Control Register	: CNTR	0 A																																													
CSI/O Transmit/Receive Data Register	: TRDR	0 B																																													
Timer Data Register Channel 0L	: TMDROL	0 C																																													
Timer Data Register Channel 0H	: TMDROH	0 D																																													
Timer Reload Register Channel 0L	: RLDROL	0 E																																													
Timer Reload Register Channel 0H	: RLDROH	0 F																																													
Timer Control Register	: TCR	1 0	bit during RESET <table><tr><td>TIF1</td><td>TIF0</td><td>TIE1</td><td>TIE0</td><td>TOC1</td><td>TOC0</td><td>TDE1</td><td>TDE0</td></tr><tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>R</td><td>R</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td></tr></table> Timer Interrupt Flag 1,0 Timer Interrupt Enable 1,0 Timer Output Control 1,0 Timer Down Count Enable <table><tr><th>TOC1,0</th><th>A₁₈/TOUT</th></tr><tr><td>00</td><td>Inhibited</td></tr><tr><td>01</td><td>Toggle</td></tr><tr><td>10</td><td>0</td></tr><tr><td>11</td><td>1</td></tr></table>	TIF1	TIF0	TIE1	TIE0	TOC1	TOC0	TDE1	TDE0	0	0	0	0	0	0	0	0	R	R	R/W	R/W	R/W	R/W	R/W	R/W	TOC1,0	A ₁₈ /TOUT	00	Inhibited	01	Toggle	10	0	11	1										
TIF1	TIF0	TIE1	TIE0	TOC1	TOC0	TDE1	TDE0																																								
0	0	0	0	0	0	0	0																																								
R	R	R/W	R/W	R/W	R/W	R/W	R/W																																								
TOC1,0	A ₁₈ /TOUT																																														
00	Inhibited																																														
01	Toggle																																														
10	0																																														
11	1																																														

REGISTER	MNEMONICS	ADDRESS	REMARKS																				
Timer Data Register Channel 1L : TMDR1L		1 4																					
Timer Data Register Channel 1H : TMDR1H		1 5																					
Timer Reload Register Channel 1L : RLDR1L		1 6																					
Timer Reload Register Channel 1H : RLDR1H		1 7																					
DMA Source Address Register Channel 0L : SAR0L		2 0																					
DMA Source Address Register Channel 0H : SAR0H		2 1																					
DMA Source Address Register Channel 0B : SAR0B		2 2	Bits 0-2 are used for SAR0B. <table> <tr> <th>A₁₈</th><th>A₁₇</th><th>A₁₆</th><th></th></tr> <tr> <td>X</td><td>0</td><td>0</td><td>DREQ₀ (external)</td></tr> <tr> <td>X</td><td>0</td><td>1</td><td>RDRO (ASCIO)</td></tr> <tr> <td>X</td><td>1</td><td>0</td><td>RDR1 (ASC11)</td></tr> <tr> <td>X</td><td>1</td><td>1</td><td>Not Used</td></tr> </table>	A ₁₈	A ₁₇	A ₁₆		X	0	0	DREQ ₀ (external)	X	0	1	RDRO (ASCIO)	X	1	0	RDR1 (ASC11)	X	1	1	Not Used
A ₁₈	A ₁₇	A ₁₆																					
X	0	0	DREQ ₀ (external)																				
X	0	1	RDRO (ASCIO)																				
X	1	0	RDR1 (ASC11)																				
X	1	1	Not Used																				
DMA Destination Address Register Channel 0L : DAR0L		2 3																					
DMA Destination Address Register Channel 0H : DAR0H		2 4																					
DMA Destination Address Register Channel 0B : DAR0B		2 5	Bits 0-2 are used for DAR0B. <table> <tr> <th>A₁₈</th><th>A₁₇</th><th>A₁₆</th><th></th></tr> <tr> <td>X</td><td>0</td><td>0</td><td>DREQ₀ (external)</td></tr> <tr> <td>X</td><td>0</td><td>1</td><td>TDRO (ASCIO)</td></tr> <tr> <td>X</td><td>1</td><td>0</td><td>TDR1 (ASC11)</td></tr> <tr> <td>X</td><td>1</td><td>1</td><td>Not Used</td></tr> </table>	A ₁₈	A ₁₇	A ₁₆		X	0	0	DREQ ₀ (external)	X	0	1	TDRO (ASCIO)	X	1	0	TDR1 (ASC11)	X	1	1	Not Used
A ₁₈	A ₁₇	A ₁₆																					
X	0	0	DREQ ₀ (external)																				
X	0	1	TDRO (ASCIO)																				
X	1	0	TDR1 (ASC11)																				
X	1	1	Not Used																				
DMA Byte Count Register Channel 0L : BCR0L		2 6																					
DMA Byte Count Register Channel 0H : BCR0H		2 7																					
DMA Memory Address Register Channel 1L : MAR1L		2 8																					
DMA Memory Address Register Channel 1H : MAR1H		2 9																					
DMA Memory Address Register Channel 1B : MAR1B		2 A	Bits 0-2 are used for MAR1B.																				
DMA I/O Address Register Channel 1L : IAR1L		2 B																					
DMA I/O Address Register Channel 1H : IAR1H		2 C																					
DMA Byte Count Register Channel 1L : BCR1L		2 E																					

REGISTER	MNEMONICS	ADDRESS	REMARKS																																																												
DMA Byte Count Register Channel 1H	: BCR1H	2 F																																																													
DMA Status Register	: DSTAT	3 0	bit during RESET <table><tr><td>DE1</td><td>DE0</td><td>DWE1</td><td>DWE0</td><td>DIE1</td><td>DIE0</td><td>—</td><td>DME</td></tr><tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td></tr><tr><td>R/W</td><td>R/W</td><td>W</td><td>W</td><td>R/W</td><td>R/W</td><td></td><td>R</td></tr></table> DMA Master Enable DMA Interrupt Enable 1,0 DMA Enable Bit Write Enable 1,0 DMA Enable ch 1,0	DE1	DE0	DWE1	DWE0	DIE1	DIE0	—	DME	0	0	1	1	0	0	1	0	R/W	R/W	W	W	R/W	R/W		R																																				
DE1	DE0	DWE1	DWE0	DIE1	DIE0	—	DME																																																								
0	0	1	1	0	0	1	0																																																								
R/W	R/W	W	W	R/W	R/W		R																																																								
DMA Mode Register	: DMODE	3 1	bit during RESET <table><tr><td>—</td><td>—</td><td>DM1</td><td>DM0</td><td>SM1</td><td>SM0</td><td>MMOD</td><td>—</td></tr><tr><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr><tr><td></td><td></td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td></td></tr></table> Memory MODE Select Ch 0 Source Mode 1,0 Ch 0 Destination Mode 1, 0 <table><tr><td>SM1, 0</td><td></td><td>Address</td></tr><tr><td>0 0</td><td>M</td><td>DAR + 1</td></tr><tr><td>0 1</td><td>M</td><td>DAR - 1</td></tr><tr><td>1 0</td><td>M</td><td>fixed</td></tr><tr><td>1 1</td><td>I/O</td><td>fixed</td></tr></table><table><tr><td>SM1, 0</td><td></td><td>Address</td></tr><tr><td>0 0</td><td>M</td><td>SAR + 1</td></tr><tr><td>0 1</td><td>M</td><td>SAR - 1</td></tr><tr><td>1 0</td><td>M</td><td>fixed</td></tr><tr><td>1 1</td><td>I/O</td><td>fixed</td></tr></table><table><tr><td>MMOD</td><td>Mode</td></tr><tr><td>0</td><td>Cycle Steal Mode</td></tr><tr><td>1</td><td>Burst Mode</td></tr></table>	—	—	DM1	DM0	SM1	SM0	MMOD	—	1	1	0	0	0	0	0	1			R/W	R/W	R/W	R/W	R/W		SM1, 0		Address	0 0	M	DAR + 1	0 1	M	DAR - 1	1 0	M	fixed	1 1	I/O	fixed	SM1, 0		Address	0 0	M	SAR + 1	0 1	M	SAR - 1	1 0	M	fixed	1 1	I/O	fixed	MMOD	Mode	0	Cycle Steal Mode	1	Burst Mode
—	—	DM1	DM0	SM1	SM0	MMOD	—																																																								
1	1	0	0	0	0	0	1																																																								
		R/W	R/W	R/W	R/W	R/W																																																									
SM1, 0		Address																																																													
0 0	M	DAR + 1																																																													
0 1	M	DAR - 1																																																													
1 0	M	fixed																																																													
1 1	I/O	fixed																																																													
SM1, 0		Address																																																													
0 0	M	SAR + 1																																																													
0 1	M	SAR - 1																																																													
1 0	M	fixed																																																													
1 1	I/O	fixed																																																													
MMOD	Mode																																																														
0	Cycle Steal Mode																																																														
1	Burst Mode																																																														

REGISTER	MNEMONICS	ADDRESS	REMARKS																																																																
DMA/WAIT Control Register : DCNTL		3 2	bit during RESET R/W <table><tr><td>MW11</td><td>MW10</td><td>IW11</td><td>IW10</td><td>DMS1</td><td>DMS0</td><td>DIM1</td><td>DIM0</td></tr><tr><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td></tr></table> DMA Ch 1 I/O Memory Mode Select DREQ_i Select, i = 1,0 I/O Wait Insertion Memory Wait Insertion <table><tr><td>MW11,0</td><td>The number of wait states</td><td>IW11,0</td><td>The number of wait states</td></tr><tr><td>00</td><td>0</td><td>00</td><td>0</td></tr><tr><td>01</td><td>1</td><td>01</td><td>2</td></tr><tr><td>10</td><td>2</td><td>10</td><td>3</td></tr><tr><td>11</td><td>3</td><td>11</td><td>4</td></tr></table> DMS_i 1 Edge sense 0 Level sense <table><tr><td>DIM1,0</td><td colspan="3">Address Increment/Decrement</td></tr><tr><td>00</td><td>M→I/O</td><td>MAR+1</td><td>IAR fixed</td></tr><tr><td>01</td><td>M→I/O</td><td>MAR-1</td><td>IAR fixed</td></tr><tr><td>10</td><td>I/O→M</td><td>IAR fixed</td><td>MAR+1</td></tr><tr><td>11</td><td>I/O→M</td><td>IAR fixed</td><td>MAR-1</td></tr></table>	MW11	MW10	IW11	IW10	DMS1	DMS0	DIM1	DIM0	1	1	1	1	0	0	0	0	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	MW11,0	The number of wait states	IW11,0	The number of wait states	00	0	00	0	01	1	01	2	10	2	10	3	11	3	11	4	DIM1,0	Address Increment/Decrement			00	M→I/O	MAR+1	IAR fixed	01	M→I/O	MAR-1	IAR fixed	10	I/O→M	IAR fixed	MAR+1	11	I/O→M	IAR fixed	MAR-1
MW11	MW10	IW11	IW10	DMS1	DMS0	DIM1	DIM0																																																												
1	1	1	1	0	0	0	0																																																												
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W																																																												
MW11,0	The number of wait states	IW11,0	The number of wait states																																																																
00	0	00	0																																																																
01	1	01	2																																																																
10	2	10	3																																																																
11	3	11	4																																																																
DIM1,0	Address Increment/Decrement																																																																		
00	M→I/O	MAR+1	IAR fixed																																																																
01	M→I/O	MAR-1	IAR fixed																																																																
10	I/O→M	IAR fixed	MAR+1																																																																
11	I/O→M	IAR fixed	MAR-1																																																																
IL Vector Register : IL		3 3	bit during RESET R/W <table><tr><td>IL7</td><td>IL6</td><td>IL5</td><td>—</td><td>—</td><td>—</td><td>—</td><td>—</td></tr><tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>R/W</td><td>R/W</td><td>R/W</td><td></td><td></td><td></td><td></td><td></td></tr></table> Interrupt Vector Low	IL7	IL6	IL5	—	—	—	—	—	0	0	0	0	0	0	0	0	R/W	R/W	R/W																																													
IL7	IL6	IL5	—	—	—	—	—																																																												
0	0	0	0	0	0	0	0																																																												
R/W	R/W	R/W																																																																	
INT/TRAP Control Register : ITC		3 4	bit during RESET R/W <table><tr><td>TRAP</td><td>UFO</td><td>—</td><td>—</td><td>—</td><td>ITE2</td><td>ITE1</td><td>ITE0</td></tr><tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td></tr><tr><td>R/W</td><td>R</td><td></td><td></td><td></td><td>R/W</td><td>R/W</td><td>R/W</td></tr></table> TRAP Undefined Fetch Object INT Enable 2,1,0	TRAP	UFO	—	—	—	ITE2	ITE1	ITE0	0	0	1	1	1	0	0	1	R/W	R				R/W	R/W	R/W																																								
TRAP	UFO	—	—	—	ITE2	ITE1	ITE0																																																												
0	0	1	1	1	0	0	1																																																												
R/W	R				R/W	R/W	R/W																																																												
Refresh Control Register : RCR		3 6	bit during RESET R/W <table><tr><td>REFE</td><td>REFW</td><td>—</td><td>—</td><td>—</td><td>—</td><td>CYC1</td><td>CYC0</td></tr><tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td></tr><tr><td>R/W</td><td>R/W</td><td></td><td></td><td></td><td></td><td>R/W</td><td>R/W</td></tr></table> Refresh Wait State Refresh Enable Cycle Select <table><tr><td>CYC1,0</td><td>Interval of Refresh Cycle</td></tr><tr><td>00</td><td>10 State</td></tr><tr><td>01</td><td>20</td></tr><tr><td>10</td><td>40</td></tr><tr><td>11</td><td>80</td></tr></table>	REFE	REFW	—	—	—	—	CYC1	CYC0	1	1	1	1	1	1	0	0	R/W	R/W					R/W	R/W	CYC1,0	Interval of Refresh Cycle	00	10 State	01	20	10	40	11	80																														
REFE	REFW	—	—	—	—	CYC1	CYC0																																																												
1	1	1	1	1	1	0	0																																																												
R/W	R/W					R/W	R/W																																																												
CYC1,0	Interval of Refresh Cycle																																																																		
00	10 State																																																																		
01	20																																																																		
10	40																																																																		
11	80																																																																		

REGISTER	MNEMONICS	ADDRESS	REMARKS																								
MMU Common Base Register	: CBR	3 8	bit during RESET R/W <table><tr><td>—</td><td>CB₆</td><td>CB₅</td><td>CB₄</td><td>CB₃</td><td>CB₂</td><td>CB₁</td><td>CB₀</td></tr><tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td></tr></table> MMU Common Base Register	—	CB ₆	CB ₅	CB ₄	CB ₃	CB ₂	CB ₁	CB ₀	0	0	0	0	0	0	0	0	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
—	CB ₆	CB ₅	CB ₄	CB ₃	CB ₂	CB ₁	CB ₀																				
0	0	0	0	0	0	0	0																				
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W																				
MMU Bank Base Register	: BBR	3 9	bit during RESET R/W <table><tr><td>—</td><td>BB₆</td><td>BB₅</td><td>BB₄</td><td>BB₃</td><td>BB₂</td><td>BB₁</td><td>BB₀</td></tr><tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td></tr></table> MMU Bank Base Register	—	BB ₆	BB ₅	BB ₄	BB ₃	BB ₂	BB ₁	BB ₀	0	0	0	0	0	0	0	0	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
—	BB ₆	BB ₅	BB ₄	BB ₃	BB ₂	BB ₁	BB ₀																				
0	0	0	0	0	0	0	0																				
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W																				
MMU Common/Bank Area Register	: CBAR	3 A	bit during RESET R/W <table><tr><td>CA₃</td><td>CA₂</td><td>CA₁</td><td>CA₀</td><td>CB₃</td><td>CB₂</td><td>CB₁</td><td>CB₀</td></tr><tr><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td></tr></table> MMU Common Area Register MMU Bank Area Register	CA ₃	CA ₂	CA ₁	CA ₀	CB ₃	CB ₂	CB ₁	CB ₀	1	1	1	1	0	0	0	0	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
CA ₃	CA ₂	CA ₁	CA ₀	CB ₃	CB ₂	CB ₁	CB ₀																				
1	1	1	1	0	0	0	0																				
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W																				
I/O Control Register	: ICR	3 F	bit during RESET R/W <table><tr><td>IOA7</td><td>IOA6</td><td>IOSTP</td><td>—</td><td>—</td><td>—</td><td>—</td><td>—</td></tr><tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr><tr><td>R/W</td><td>R/W</td><td>R/W</td><td></td><td></td><td></td><td></td><td></td></tr></table> I/O Address I/O Stop	IOA7	IOA6	IOSTP	—	—	—	—	—	0	0	0	1	1	1	1	1	R/W	R/W	R/W					
IOA7	IOA6	IOSTP	—	—	—	—	—																				
0	0	0	1	1	1	1	1																				
R/W	R/W	R/W																									



A World Leader in Technology

Hitachi America, Ltd.
Semiconductor and IC Sales and Service Division
2210 O'Toole Avenue, San Jose, CA 95131
1-408-942-1500
