HD66108

(RAM-Provided 165-Channel LCD Driver for Liquid Crystal Dot Matrix Graphics)

HITACHI

Description

The HD66108T under control of an 8-bit MPU can drive a dot matrix graphic LCD (liquid-crystal display) employing bit-mapped display with support of an 8-bit MPU.

Use of the HD66108T enables a simple LCD system to be configured with only a small number of chips, since it has all the functions required for driving the display.

The HD66108T also enables highly-flexible display selection due to the bit-mapped method, in which one bit of data in a display RAM turns one dot of an LCD panel on or off. A single HD66108T can display a maximum of 100 × 65 dots by using its on-chip 165 × 65-bit RAM. Also, by using several HD66108T's, a display can be further expanded.

The HD66108T employs the CMOS process and TCP package. Thus, if used together with an MPU, it can provide the means for a battery-driven pocket-size graphic display device utilizing the low current consumption of LCDs.

Features

- Four types of LCD driving circuit configurations can be selected:

Configuration Type	No. of Column Outputs	No. of Row Outputs
Column outputs only	165	0
Row outputs from the left and right sides	100	65 (from left: 32, from right: 33)
Row outputs from the right side 1	100	65
Row outputs from the right side 2	132	33

- Seven types of multiplexing duty ratios can be selected: 1/32, 1/34, 1/36, 1/48, 1/50, 1/64, 1/66
  Notes: The maximum number of row outputs is 65.
- Built-in bit-mapped display RAM: 10 kbits (165 × 65 bits)
- The word length of display data can be selected according to the character font: 8-bit or 6-bit
- A standby operation is available
- The display can be extended through a multi-chip operation
- A built-in CR oscillator
- An 80-system CPU interface: ø = 4 MHz
- Power supply voltage for operation: 2.7 V to 6.0 V
- LCD driving voltage: 6.0 V to 15.0 V
- Low current consumption: 400 µA max (at f_{OSC} = 500 kHz, f_{OSC} is external clock frequency)

Ordering Information

Type No.	Package
HD66108T00	208 pin TCP

Note: The details of TCP pattern are shown in "The Information of TCP."

Hitachi semiconductor

Chip Terminals



Note: The above view is seen from the back-ground surface of the chip, not TCP.

Pin Description

Classification	No. of Pins	Symbol	I/O	No. of Pins	Function
Power supply	8, 9, 35, 36	$V_{CC}1$–$V_{CC}4$	—	4	Connect these pins to V_{CC}.
	12 to 14	GND1–GND3	—	3	Ground these pins.
	1, 43	$V_{EE}1$, $V_{EE}2$	—	2	These pins supply power to the LCD driving circuits and should usually be set to the V6 level.
	2, 7 37, 42 4, 5 6, 39, 38 3, 40, 41	V6L, V1L, V1R, V6R, V4, V3, VMH1–VMH3, VML1–VML3	—	12	Apply an LCD driving voltage V1 to V6 to these pins.
CPU interface	23	$\overline{CS}$	I	1	Input a chip select signal via this pin. A CPU can access the HD66108T's internal registers only while the $\overline{CS}$ signal is low.
	25	$\overline{WR}$	I	1	Input a write enable signal via this pin.
	26	$\overline{RD}$	I	1	Input a read enable signal via this pin.
	24	RS	I	1	Input a register select signal via this pin.
	27 to 34	DB7–DB0	I/O	8	Data is transferred between the HD66108T and a CPU via these pins.
LCD driving output	44 to 208	X164–X0	O	165	These pins output LCD driving signals. The X0–X31 and X100–X164 pins are column/row common pins and output row driving signals when so programmed. X32–X99 pins are column pins.
LCD interface	21	FLM	I/O	1	This pin outputs a first line marker when the HD66108T is a master chip and inputs the signal when the chip is a slave chip.
	20	CL1	I/O	1	This pin outputs latch clock pulses of display data when the chip is a master chip and inputs clock CL1 pulses when the chip is a slave chip.
	22	M	I/O	1	This pin outputs or inputs an M signal, which converts LCD driving outputs to AC; it outputs the signal when the HD66108T is a master chip and inputs the signal when the chip is a slave chip.

Classification	No. of Pins	Symbol	I/O	No. of Pins	Function
Control signals	10	OSC1	I	1	Input system clock pulses via this pin.
	11	OSC2	O	1	This pin outputs clock pulses generated by the internal CR oscillator.
	19	CO	O	1	This pin outputs the same clock pulses as the system clock pulses, the OSC1 pin of a slave chip. Connect with the OSC1 pin of a slave chip.
	18	$\overline{M}$/S	I	1	This pin specifies master/slave. Set this pin low when the HD66108T is a master chip and set high when the chip is a slave chip; must not be changed after power-on.
	17	$\overline{RESET}$	I	1	Input a reset signal via this pin. Setting this pin low initializes the HD66108T.
	15, 16	TEST1, TEST2	I	2	These pins input a test signal and should usually be set low.

Internal Block Diagram



Register List

$\overline{CS}$	RS	Reg. No. 2	1	0	Reg. Symbol	Register Name	Read/ Write	Data Bit Assignment 7	6	5	4	3	2	1	0	Busy Time	Notes
1	—	—	—	—	—	Invalid	—									—	1
0	0	—	—	—	AR	Address	R	Busy	STBY	DISP			Register No.			None	
							W										
0	1	0	0	0	DRAM	Display memory	R	D7	D6	D5	D4	D3	D2	D1	D0	8 clocks max	2
							W										3
0	1	0	0	1	XAR	X address	R				XAD					None	
							W									1.5 clocks max	
0	1	0	1	0	YAR	Y address	R		YAD							None	
							W									1.5 clocks max	
0	1	0	1	1	FCR	Control	R	INC	WLS	PON	ROS		DUTY			None	
							W										
0	1	1	0	0	MDR	Mode	R				FFS			DWS		None	
							W										
0	1	1	0	1	CSR	C select	R			EOR	CLN					None	
							W										
0	1	1	1	0	—	Invalid	—									—	
0	1	1	1	1	—	Invalid	—									—	

Notes:
1. Shaded bits are invalid. Writing 1 or 0 to invalid bits does not affect LSI operation. Reading these bits returns 0.
2. DRAM is not actually a register but can be handled as one.
3. Setting the WLS bit of control register to 1 invalidates D7 and D6 bits of the display memory register.
4. DRAM must not be written to or read from until a time period of t_{CL1} has elapsed rewriting the DUTY bit of FCR or the FFS bit of MDR. t_{CL1} can be obtained from the following equation; in general, a time period of 1 ms or greater is sufficient if the frame frequency is 60–90 Hz.

$$t_{CL1} = \frac{D2}{Ni \cdot f_{CLK}\ (kHz)}\ (ms) \quad \text{..... Equation 1}$$

D2 (duty correction value 2): 192 (duty = 1/32, 1/34, or 1/36)
128 (duty = 1/48 or 1/50)
96 (duty = 1/64 or 1/66)

Ni (frequency-division ratio specified by the mode register's FFS bits):
2, 1, 1/2, 1/3, 1/4, 1/6, or 1/8
Refer to "6. Clock and Frame Frequency."

f_{CLK}: Input clock frequency (kHz)

System Description

The HD66108T can assign a maximum of 65 out of 165 channels to row outputs for LCD driving. It also incorporates a timing generator and display memory, which are necessary to drive an LCD.

If connected to an MPU and supplied with LCD driving voltage, one HD66108T chip can be used to configure an LCD system with a 100 × 65 dot panel (figure 1). In this case, clock pulses should be supplied by the internal CR oscillator or the MPU.

Using LCD expansion signals CL1, FLM and M enables the display size to be expanded. In this case, LCD expansion signal pins output corresponding signals when pin $\overline{M}$/S is set low for master mode and conversely input corresponding signals when pin $\overline{M}$/S is set high for slave mode; LCD expansion signal pins of both master chip and slave chips must be mutually connected. Figure 2 shows a basic system configuration using two HD66108T chips.



Figure 1 Basic System Configuration (1)



Figure 2 Basic System Configuration (2)

Functional Description

1. Display Size Programming

A variety of display sizes can be programmed by changing the system configuration and internal register settings.

(1) System Configuration Using One HD66108T Chip

When the 65-row-output mode is selected by internal register settings, a maximum of 100 dots in the X direction can be displayed (figure 3 (a)). Display size in the Y direction can be selected from 32, 34, 36, 48, 50, 64, and 65 dots according to display duty setting. Note that Y direction settings does not affect those in the X direction (100 dots).

When the 33-row-output mode is selected by internal register settings, a maximum of 132 dots in the X direction can be displayed (figure 3 (b)).

Table 1 shows the relationship between display sizes and the control register's (FCR) ROS and DUTY bits. ROS and DUTY bit settings determine the function of X pins. For more details, refer to "4.1 Row Output Pin Selection."

(2) System Configuration Using One HD66108T Chip and One HD61203 Chip as Row Driver

A maximum of 64 dots in the Y direction and 165 dots in the X direction can be displayed. 48 or 64 dots in the Y direction can be selected by HD61203 pin settings (figure 3 (c)).

(3) System Configuration Using Two or more HD66108T Chips

X direction size can be expanded by 165 dots per chip. Figure 3 (d) shows a 265 × 65-dot display. Y direction size can be expanded up to 130 dots with 2 chips; a 100 × 130-dot display provided by 2 chips is shown in figure 3 (e).

Table 1 Relationship between Display Size and Register Settings (No. of Dots)

ROS Bit Setting (X0–X164 Pin Function)	Duty Bit Setting (Multiplexing Duty Ratio)						
	1/32	1/34	1/36	1/48	1/50	1/64	1/66
165-column-output	Specified by a row driver						
65-row-output from the right side	X: 100 Y: 32	X: 100 Y: 34	X:100 Y: 36	X: 100 Y: 48	X: 100 Y: 50	X: 100 Y: 64	X:100 Y: 65
65-row-output from the left and right sides	X: 100 Y: 32	X: 100 Y: 34	X:100 Y: 36	X: 100 Y: 48	X: 100 Y: 50	X: 100 Y: 64	X:100 Y: 65
33-row-output from the right side	X: 132 Y: 32	X: 132 Y: 33	X: 132 Y: 33	X: 132 Y: 33	X: 132 Y: 33	X: 132 Y: 33	X: 132 Y: 33



(a) Configuration Using One HD66108T Chip (1)
(65-Row Output from the Right Side)



(b) Configuration Using One HD66108T Chip (2)
(33-Row Output from the Right Side)



(c) Configuration Using One HD66108T Chip and One HD61203 as Row Driver
(165-Column Output)



(d) Configuration Using Two HD66108T Chips (1)



(e) Configuration Using Two HD66108T Chips (2)

Figure 3 Relationship between System Configurations and Display Sizes

2. Display Memory Construction and Word Length Setting

The HD66108T has a bit-mapped display memory of 165 × 65 bits. As shown in figure 4, data from the MPU is stored in the display memory, with the MSB (most significant bit) on the left and the LSB (least significant bit) on the right.

The sections on the LCD panel corresponding to the display memory bits in which 1's are written will be displayed as on (black).

Display area size of the internal RAM is determined by control register (FCR) settings (refer to table 1).

The start address in the Y direction for the display area is always Y0, independent of the register setting. In contrast, the start address in the X direction is X0 in the modes for 165-column-output, 65-row-output from the right side, and 33-row-output from the right side, and is X32 in the 65-row-output mode from the left and right sides.

Each display area contains the number of dots shown in table 1, beginning from each start address.

For more detail, refer to "4.2 Row Output Data Setting," figures 15 to 19.

In the display memory, one X address is assigned to each word of 8 or 6 bits long in X direction. (Either 8 or 6 bits can be selected as word length of display data.) Similarly, one Y address is assigned to each row in Y direction.

Accordingly, X address 20 in the case of 8-bit word and X address 27 in the case of 6-bit word have 5 and 3 bits of display data, respectively. Nevertheless, data is also stored here with the MSB on the left (figure 5).



Figure 4 Relationship between Memory Construction and Display



(a) Address Assignment When 1 Word Is 8 Bits Long



(b) Address Assignment When 1 Word Is 6 Bits Long

Figure 5 Display Memory Addresses

3. Display Data Write

3.1 Display Memory and Data Register Accesses

(1) Access

Figure 6 shows the relationship between the address register (AR) and internal registers and display memory in the HD66108T. Display memory shall be referred to as a data register since it can be handled as other registers.

To access a data register, the register address assigned to the desired register must be written into the address register's Register No. bits. The MPU will access only that register until the register address is updated.



Figure 6 Relationship between Address Register and Register No.

(2) Busy Check

A busy time period appears after display memory read/write or X or Y address register write, since post-access processing is performed synchronously with internal clock pulses. Updating data in registers other than the address register is disabled during this time. Subsequent data must be input after confirming ready mode by reading the address register. The busy time period is a maximum of 8 clock pulses after display memory read/write and a maximum of 1.5 clock pulses after X or Y address register write (figure 7).



Figure 7 Relationship between Clock Pulses and Busy Time (Updating Display Data)

(3) Dummy Read

When reading out display data, the data which is read out immediately after setting the X and Y addresses is invalid. Valid data can be read out after one dummy read, which is performed after setting the X and Y addresses desired (figure 8).



Figure 8 Display Memory Reading

(4) Limitations on Access

As shown in figure 9, the display memory must not be rewritten until a time period of t_{CL1} or longer has elapsed after rewriting the control register's DUTY bits or the mode register's FFS bits. However, display memory and registers other than the control register and mode register can be accessed even during this time period. t_{CL1} can be obtained from the following equation. If using an LSI with a frame frequency of 60 Hz or greater, a time period of 1 ms should be sufficient.

$$t_{CL1} = \frac{D2}{Ni \cdot f_{CLK}\ (kHz)}\ (ms) \quad \text{..... Equation 1}$$

D2 (duty correction value 2):

192 (duty = 1/32, 1/34, or 1/36)

128 (duty = 1/48 or 1/50)

96 (duty = 1/64 or 1/66)

Ni (frequency-division ratio specified by the mode register's FFS bits):

2, 1, 1/2, 1/3, 1/4, 1/6, or 1/8

f_{CLK}: Input clock frequency (kHz)

3.2 X and Y address Counter Auto-Incrementing Function

As described in "2. Display Memory Construction and Word Length Setting,'' the HD66108T display memory has X and Y addresses. Internal X address counter and Y address counter both employ an auto-incrementing function. After display data is read or written, the X or Y address is incremented according to the address increment direction selected by internal register.

Although X addresses up to 20 are valid when 8 bits make up one word (up to 27 when 6 bits make up one word), the X address counter can count up to 31 since it is a 5-bit free counter. Similarly, although Y addresses up to 64 are valid, the Y address counter can count up to 127. Consequently, X or Y address must be reset at an appropriate point as shown in figure 10.



Figure 9 Rewriting Display Memory after Rewriting Registers



(1) Example of X Address Counter Increment (Word Length: 8 Bits)



(2) Example of Y Address Counter Increment (Multiplexing Duty Ratio: 1/32)

Figure 10 X/Y Address Counter Increment

4. Selection for LCD Driving Circuit Configuration

4.1 Row Output Pin Selection

The HD66108T can assign a maximum of 65 pins for row outputs among the 165 pins named X0–X164. The X0–X164 pins can be classified into four blocks labelled A, B, C, and D (figure 11 (a)). Blocks A, C, and D consist of row/column common pins and block B consists of column pins only. The output function of the LCD driving pins and the combination of blocks can be selected by internal registers.

Figure 11 shows an example of 165-column-output mode. This configuration is useful when using more than one HD66108T chip or using the HD66108T as a slave chip of the HD61203.

Figure 12 shows an example of 65-row-output mode from the right side. Blocks A and B are used for column output and blocks C and D (X100–X164 pins) for row output. This configuration offers an easy way of connecting row output lines in the case of using one or more HD66108T chips.

Figure 13 shows an example of 65-row-output mode from the left and right sides. 32 pins of X0–X31 and 33 pins of X132-X164 are used for row output here. This configuration offers an easy way of connecting row output lines in the case of using only one HD66108T chip.

Figure 14 shows an example of 33-row-output mode from the right side. Block D, i.e., X132–X164 pins, is used for row outputs. This configuration provides a means for assigning many pins to column outputs when 1/32 or 1/34 multiplexing duty ratio is desired.

In all modes, it is row data and multiplexing duty ratio that determine which pins are actually used among the pins assigned to row output. Y values shown in table 1 indicate the numbers of pins that are actually used. Pins not used must be left disconnected.



(a) LCD Driving Circuit Configuration



(b) System Configuration

Figure 11 165-Column-Output Mode



(a) LCD Driving Circuit Configuration



(b) System Configuration

Figure 12 65-Row-Output Mode from the Right Side



(a) LCD Driving Circuit Configuration



(b) System Configuration

Figure 13 65-Row-Output Mode from the Left and Right Sides



(a) LCD Driving Circuit Configuration



(b) System Configuration

Figure 14 33-Row-Output-Mode from the Right Side

4.2 Row Output Data Setting

If certain LCD driving output pins are assigned to row output, data must be written to display memory for row output. The specific area to which this data must be written depends on the row-output mode and the procedure of writing row data to the display memory (0 or 1 to which bits?) depends on which X pin drives which line of the LCD. Row data area is determined by the control register's (FCR) ROS and DUTY bits and is identical to the protected area, which will be described below. (165-column-output mode has no protected area, thus requiring no row data to be written (figure 15).)

Procedure of writing row data to the display memory is as follows. First, 1 must be written to the bit at the intersection between line Yj and line (column) Xi (column). Line Yj is filled with data to be displayed on the first line of the LCD and line Xi is connected to pin Xn, which drives the first line of the LCD. Following this, 0s must be written to the remaining bits on line Yj in the row data area. This rule applies to subsequent lines on the LCD.

Table 2 shows the relationship between FCR settings and protected areas.

Figure 16 shows the relationship between row data and display. Here the mode is 65-row output from the right side. Display data on Y0 is displayed on the first line of the LCD and data on Y64 is displayed on the 65th line of the LCD. If X164 is connected to the first line of the LCD and X100 is connected to the 65th line of the LCD, 1s must be written to the bits on the diagonal line between coordinates (X164, Y0) and (X100, Y64) and 0s to the remaining bits. Row data protect function must be turned off before writing row data and be turned on after writing row data. Turning on the row data protect function disables read/write of display memory area corresponding to the row output pins, i.e., prevents row data from being destroyed. In figure 16, display memory area corresponding to pins X100 to X164 is protected.

Figures 17 to 19 show examples of row data settings. Some multiplexing duty ratios result in invalid display areas. Although an invalid display area can be read from or written to, it will not be displayed.

Table 2 Relationship between FCR Settings and Protected Areas

Control Register (FCR)					
	ROS			LCD Driving Signal Output Pins Connected to	
PON	4	3	Mode	Protected Area of Display Memory	Figures
1	0	0	165-column	No area protected	15
1	0	1	65-row (R)	X100–X164	16, 19
1	1	0	65-row (L/R)	X0–X31 and X132–X164	17
1	1	1	33-row (R)	X132–X164	18

65-row (R) : 65-row-output mode from the right side
65-row (L/R): 65-row-output mode from the left and right sides
33-row (R): 33-row-output mode from the right side



Figure 15 Relationship between Row Data and Display (165-Column Output, 1/64 Multiplexing Duty Ratio)



Figure 16 Relationship between Row Data and Display (65-Row Output from the Right Side, 1/66 Multiplexing Duty Ratio)



Figure 17 Relationship between Row Data and Display (65-Row Output from the Left and Right Sides, 1/66 Multiplexing Duty Ratio)



Figure 18 Relationship between Row Data and Display (33-Row Output from the Right Side, 1/34 Multiplexing Duty Ratio)



Note: Pins X100–X116 are left disconnected here.

Figure 19 Relationship between Row Data and Display (65-Row Output from the Right Side, 1/48 Multiplexing Duty Ratio)

4.3 LCD Driving Voltage Setting

There are 6 levels of LCD driving voltages ranging from V1 to V6; V1 is the highest and V6 is the lowest. As shown in figure 20, column output waveform is made up of a combination of V1, V3, V4, and V6 while row output waveform is made up of V1, V2, V5, and V6. This means that V1 and V6 are common to both waveforms while mid-voltages are different.

To accommodate this situation, each block of the HD66108T is provided with power supply pins for mid-voltages as shown in figure 21. Each pair of V1R and V1L and V6R and V6L are internally connected and must be applied the same level of voltage. Block B is fixed for column output and must be applied V3 and V4 as mid-voltages. The other blocks must be applied different levels of voltages according to the function of their LCD driving output pins; if the LCD driving output pins are set for row output, VMHn and VMLn must be applied V2 and V5, respectively, while they must be applied V3 and V4, respectively, if the pins are set for column output (n = 1 to 3).

Table 3 Relationship between FCR Settings and LCD Driving Voltages

Control Register (FCR)			LCD Driving Voltage Pins									
ROS4	**ROS3**	**Mode**	**VIR/VIL**	**V3**	**V4**	**VMH1**	**VML1**	**VMH2**	**VML2**	**VMH3**	**VML3**	**V6R/V6L**
0	0	165-column	V1	V3	V4	V3	V4	V3	V4	V3	V4	V6
0	1	65-row (R)	V1	V3	V4	V3	V4	V2	V5	V2	V5	V6
1	0	65-row (L/R)	V1	V3	V4	V2	V5	V3	V4	V2	V5	V6
1	1	33-row (R)	V1	V3	V4	V3	V4	V3	V4	V2	V5	V6

65-row (R): 65-row-output mode from the right side
65-row (L/R): 65-row-output mode from the left and right sides
33-row (R): 33-row-output mode from the right side



Figure 20 LCD Driving Voltage Waveforms

5. Multiplexing Duty Ratio and LCD Driving Waveform Settings

A multiplexing duty ratio and LCD driving waveform can be selected via internal registers.

A multiplexing duty ratio of 1/32, 1/34, 1/36, 1/48, 1/50, 1/64, or 1/66 can be selected according to the LCD panel used. However, since there are only 65 row-output pins, only 65 lines will be displayed even if 1/66 multiplexing duty ratio is selected.

There are three types of LCD driving waveforms, as shown in figure 22: A-type waveform, B-type waveform, and C-type waveform.

The A-type waveform is called per-half-line inversion. Here, the waveforms of M signal and CL1 signal are the same and alternate every LCD line.

The B-type waveform is called per-frame inversion; in this case, the M signal inverts its polarity every frame so as to alternate every two LCD frames. This is the most common type.

The C-type waveform is called per-n-line inversion and inverts its polarity every n lines (n can be set as needed within 1 to 31 via the internal registers). The C-type waveform combines the advantages of the A-and B-types of waveforms. However, some lines will not be alternated depending on the multiplexing duty ratio and n. To avoid this, another C-type waveform is available which is generated from the EOR of the C-type waveform M signal mentioned above and the B-type waveform M signal. Since the relationship between n and display quality usually depends on the LCD panel, n must be determined by observing actual display results.

The B-type waveform should be used if the LCD panel specifies no particular type of waveform. However, in some cases, the C-type waveform may create a better display.



Figure 21 Relationship between Blocks and LCD Driving Voltages



Figure 22 LCD Driving Waveforms (Row Output with a 1/32 Multiplexing Duty Ratio)

6. Clock and Frame Frequency

An input clock with a 200-kHz to 4-MH frequency can be used for the HD66108T. Note that raising clock frequency increases current consumption although it reduces busy time and enables high-speed operations. An optimum system clock frequency should thus be selected within 200 kHz to 4 MHz.

The clock frequency driving the LCD panel (= frame frequency) is usually 70 Hz to 90 Hz. Accordingly, the HD66108T is so designed that the frequency-division ratio of the input clock can be selected. The HD66108T generates around 80-Hz LCD frame frequency if the frequency-division ratio is 1. The frequency-division ratio can be obtained from the following equation.

$$Ni = \frac{f_F}{f_{CLK}} \times \frac{500}{80} \times D1$$

Ni: Frequency-division ratio
f_F: Frame frequency required for the LCD panel (Hz)
f_{CLK}: Input clock frequency (kHz)
D1: Duty correction value 1
D1 = 1 when multiplexing duty ratio is 1/32, 1/48 or 1/64
D1 = 32/34 when multiplexing duty ratio is 1/34
D1 = 32/36 when multiplexing duty ratio is 1/36
D1 = 48/50 when multiplexing duty ratio is 1/50
D1 = 64/66 when multiplexing duty ratio is 1/66

The frequency-division ratio nearest the value obtained from the above equation must be selected; selectable frequency-division ratios by internal registers are 2, 1, 1/2, 1/3, 1/4, 1/6, and 1/8.

7. Display Off Function

The HD66108T has a display off function which turns off display by rewriting the contents of the internal register. This prevents random display at power-on until display memory is initialized.

8. Standby Function

The HD66108T has a standby function providing low-power dissipation. Writing a 1 to bit 6 of the address register starts up the standby function.

The LCD driving voltages, ranking from V1 to V6, must be set to V_{CC} to prevent DC voltage from being applied to an LCD panel during standby state.

The HD66108T operates as follows in standby mode.

(1) Stops oscillation and external clock input
(2) Resets all registers to 0's except the STBY bit

Here, note that the display memory will not preserve data if the standby function is turned on; the display memory as well as registers must be set again after the standby function is terminated.

Table 4 shows the standby status of pins and table 5 shows the status of registers after standby function termination.

Writing a 0 to bit 6 of the address register terminates the standby function. Writing values into the DISP and Register No. bits at this time is ignored; these bits need to be set after the standby function has been completely terminated.

Figure 23 shows the flow for start-up and termination of the standby function and related operations.

Table 4 Standby Status of Pins

Pin	Status
OSC2	High
CO	Low
CL1	Low (master chip) or high-impedance (slave chip)
FLM	Low (master chip) or high-impedance (slave chip)
M	Low (master chip) or high-impedance (slave chip)
Xn	V4 (column output pins)
Xn’	V5 (row output pins)

Table 5 Register Status after Standby Function Termination

Register Name	Status after Standby Function Termination
Address register	Reset to 0’s except for the STBY bit
X address register	Reset to 0’s
Y address register	Reset to 0’s
Control register	Reset to 0’s
Mode register	Reset to 0’s
C select register	Reset to 0’s
Display memory	Data not preserved



Notes: 1. Not necessary in the case of using internal oscillation.
2. Refer to equation 1 (section 3.1).

Figure 23 Start-Up and Termination of Standby Function and Related Operations

9. Multi-Chip Operation

Using multiple HD66108T chips (= multi-chip operation) provides the means for extending the number of display dots. Note the following items when using the multi-chip operation.

(1) The master chip and the slave chips must be determined; the $\overline{M}$/S pin of the master chip must be set low and the $\overline{M}$/S pin of the slave chips must be set high.

(2) All the HD66108T chips will be slave chips if HD61203 or its equivalent is used as a row driver.

(3) The master chip supplies the FLM, CL1, and M signals to the slave chips via the corresponding pins, which synchronizes the slave chips with the master chip.

(4) Since a master chip outputs synchronization signals, all data registers must be set.

(5) The following bits for slave chips must always be set:

INC, WLS, PON, and ROS (control register)
FFS (mode register)

It is not necessary to set the control register's DUTY bits, the mode register's DWS bits, or the C select register. For other registers' settings, refer to table 6.

(6) All chips must be set to LCD off in order to turn off the display.

(7) The standby function of slave chips must be started up first while that of the master chip must be terminated first.

Figure 24 to 26 show the connections of the synchronization signals for different system configurations and table 6 lists the differences between master mode and slave mode.

Table 6 Comparison between Master and Slave Mode

Item		Master Mode	Slave Mode
Pin:	$\overline{M}$/S	Must be set low	Must be set high
	OSC1, OSC2	Oscillation is possible	Oscillation is possible
	CO	= OSC1	= OCS1
	FLM, CL1, M	Output signals	Input signals
Register:	AR	Valid	Valid
	XAR	Valid	Valid
	YAR	Valid	Valid
	FCR	Valid	Valid except for the DUTY bits
	MDR	Valid	Valid except for the DWS bits
	CSR	Valid (only if the DWS bits are set for the C-type waveform)	Invalid

Notes: Valid: Needs to be set
Invalid: Needs not be set



Note: Clock pulses for the slave chip can be supplied from the master chip CO pin.

Figure 24 Configuration Using 2 HD66108T Chips (1)



Note: Clock pulses for the slave chip can be supplied from the master chip CO pin.

Figure 25 Configuration Using 2 HD66108T Chips (2)



Notes: 1. The slave chip can oscillate CR clock pulses. In this case, the clock pulses must be supplied to the HD61203 from the HD66108T's CO pin.
2. The HD61203's control pins must be set in accordance with the type of RAMs.

Figure 26 Configuration Using 1 HD66108T Chip with Another Row Driver (HD61203)

Internal Registers

All HD66108T's registers can be read from and written into. However, the BUSY FLAG and invalid bits cannot be written to and reading invalid bits or registers returns 0's.

1. Address Register (AR) (Accessed with RS = 0)

This register (figure 27) contains Register No. bits, BUSY FLAG bit, STBY bit, and DISP bit. Register No. bits select one of the data registers according to the register number written. The BUSY FLAG bit indicates the internal operation state if read. The STBY bit activates the standby function. The DISP bit turns the display on or off. This register is selected when RS pin is 0.

Bits D4 and D3 are invalid.



(1) STBY
1: Standby function on
0: Normal (standby function off)

Note: When standby function is on, all registers are reset to 0's.

(2) DISP
1: LCD on
0: LCD off

(3) Register No.

	Bit			
No.	**2**	**1**	**0**	**Register**
0	0	0	0	Display memory
1	0	0	1	X address register
2	0	1	0	Y address register
3	0	1	1	Control register
4	1	0	0	Mode register
5	1	0	1	C select register

(4) BUSY FLAG (can be read only)
1: Busy state
0: Ready state

Figure 27 Address Register

2. Display Memory (DRAM) (Accessed with RS = 1, Register Number = $(000)_2$)

Although display memory (figure 28) is not a register, it can be handled as one. 8- or 6-bit data can be selected by the control register WLS bit according to the character font in use. If 6-bit data is selected, D7 and D6 bits are invalid.

3. X Address Register (XAR) (Accessed with RS = 1, Register Number = $(001)_2$)

This register (figure 29) contains 3 invalid bits (D7 to D5) and 5 valid bits (D4 to D0). It sets X addresses and confirms X addresses after writing or reading to or from the display memory.

4. Y Address Register (YAR) (Accessed with RS = 1, Register Number = $(010)_2$)

This register (figure 30) contains 1 invalid bit (D7) and 7 valid bits (D6 to D0). It sets Y addresses and confirms Y addresses after writing or reading to or from the display memory.



Figure 28 Display Memory



Figure 29 X Address Register



Figure 30 Y Address Register

5. Control Register (FCR) (Accessed with RS = 1, Register Number = $(011)_2$)

This register (figure 31), containing eight bits, has a variety of functions such as specifying the method for accessing RAM, determining RAM valid area, and selecting the function of the LCD driving signal output pins. It must be initialized as soon as possible after power-on since it determines the overall operation of the HD66108T. The PON bit may have to be reset afterwards. If the DUTY bits are rewritten after initialization at power-on (if values other than the initial values are desired), the display memory will not preserve data; the display memory must be set again after a time period of t_{CL1} or longer. For determining t_{CL1}, refer to equation 1 (section 3.1).



(1) INC (address increment direction select)
1: X address is incremented
0: Y address is incremented

(2) WLS (word length (of display data) select)
1: 6-bit word
0: 8-bit word

(3) PON (row data protect on)
1: Protect function on
0: Protect function off

(4) ROS (row output (function of LCD driving output pins) select)

	Bit		
No.	**4**	**3**	**Contents**
0	0	0	165 column outputs
1	0	1	65 row outputs from the right side
2	1	0	65 row outputs from the left and right sides
3	1	1	33 row outputs from the right side

(5) DUTY (multiplexing duty ratio)

	Bit			Multiplexing
No.	**2**	**1**	**0**	**Duty Ratio**
0	0	0	0	1/32
1	0	0	1	1/34
2	0	1	0	1/36
3	0	1	1	1/48
4	1	0	0	1/50
5	1	0	1	1/64
6	1	1	0	1/66
7	1	1	1	Testing mode

Figure 31 Control Register

6. Mode Register (MDR) (Accessed with RS = 1, Register Number = $(100)_2$)

This register (figure 32), containing 3 invalid bits (D7 to D5) and 5 valid bits (D4 to D0), selects a system clock and type of LCD driving waveform. It must also be initialized after power-on since it determines overall HD66108T operation like the FCR register. If the FFS bits are rewritten after initialization at power-on (if values other than the initial values are desired), the display memory will not preserve data; the display memory must be set again after a time period of t_{CL1} or longer. For determining t_{CL1}, refer to equation 1 (section 3.1).



(1) FFS (frame frequency select)

No.	Bit 4	3	2	Frequency-Division Ratio
0	0	0	0	1
1	0	0	1	1/2
2	0	1	0	1/3
3	0	1	1	1/4
4	1	0	0	1/6
5	1	0	1	1/8
6	1	1	0	2
7	1	1	1	—

(2) DWS (LCD driving waveform select)

No.	Bit 1	0	Driving Waveform
0	0	0	A-type waveform
1	0	1	B-type waveform
2	1	0	C-type waveform
3	1	1	—

Figure 32 Mode Register

7. C Select Register (CSR) (Accessed with RS = 1, Register Number = $(101)_2$)

This register (figure 33) contains 2 invalid bits (D7 and D6) and 5 valid bits (D5 to D0). It controls C-type waveforms and is activated only when MDR register's DWS bits are set for this type of waveform.



(1) EOR (B-type waveform M signal ⊕ no. of counting lines on/off)
1: EOR function on
0: EOR function off

(2) CLN (No. of counting lines in C-type waveform)
1 to 31 should be set in these bits; 0 must not be set.

Figure 33 C Select Register

Reset Function

The $\overline{\text{RESET}}$ pin starts the HD66108T after power-on. A $\overline{\text{RESET}}$ signal must be input via this pin for at least 20 µs to prevent system failure due to excessive current created after power-on. Figure 34 shows the reset definition.

(1) Reset Status of Pins

Table 7 shows the reset status of output pins. The pins return to normal operation after reset.

Table 7 Reset Status of Pins

Pin	Status
OSC2	Outputs clock pulses or oscillates
CO	Outputs clock pulses
CL1	Low (master chip) or high-impedance (slave chip)
FLM	Low (master chip) or high-impedance (slave chip)
M	Low (master chip) or high-impedance (slave chip)
Xn	V4 (column output pins)
Xn'	V5 (row output pins)



Figure 34 Reset Definition

(2) Reset Status of Registers

The $\overline{\text{RESET}}$ signal has no effect on registers or register bits except for the address register's STBY bit and the X and Y address registers, which are reset to 0's by the signal. Table 8 shows the reset status of registers.

(3) Status after Reset

The display memory does not preserve data which has been written to it before reset; it must be set again after reset.

A $\overline{\text{RESET}}$ signal terminates the standby mode.

Precautionary Notes When Using the HD66108T

(1) Install a 0.1-µF bypass capacitor as close to the LSI as possible to reduce power supply impedance (V_{CC} – GND and V_{CC} – V_{EE}).

(2) Do not leave input pins open since the HD66108T is a CMOS LSI; refer to "Pin Functions" on how to deal with each pin.

(3) When using the internal oscillation clock, attach an oscillation resistor as close to the LSI as possible to reduce coupling capacitance.

(4) Make sure to input the reset signal at power-on so that internal units operate as specified.

(5) Maintain the LCD driving power at V_{CC} during standby state so that DC is not applied to an LCD, in which Xn pins are fixed at V4 or V5 level.

Table 8 Reset Status of Registers

Register	Status
Address register	Pre-reset status with the STBY bit reset to 0
X address register	Reset to 0's
Y address register	Reset to 0's
Control register	Pre-reset status
Mode register	Pre-reset status
C select register	Pre-reset status
Display memory	Preserves no pre-reset data

Programming Restrictions

(1) After busy time is terminated, an X or Y address is not incremented until 0.5-clock time has passed. If an X or Y address is read during this time period, non-updated data will be read. (The addresses are incremented even in this case.) In addition, the address increment direction should not be changed during this time since it will cause malfunctions.

(2) Although the maximum output rows is 33 when 33-row-output mode from the right side is specified, any multiplexing duty ratio can be specified. Therefore, row output data sufficient to fill the specified duty must be input in the Y direction. Figure 35 shows how to set row data in the case of 1/34 multiplexing duty ratio. In this case, 0s must be set in Y33 since data for the 34th row (Y33) are not output.

(3) Do not set the C select register's CLN bits to 0 for the M signal of C-type waveform.



Figure 35 How to Set Row Data for 33-Row Output from the Right Side

Absolute Maximum Ratings

Item	Symbol	Ratings	Unit
Power supply voltage (1)	$V_{CC}1$ to $V_{CC}3$	–0.3 to +7.0	V
Power supply voltage (2)	$V_{CC} – V_{EE}$	–0.3 to +16.5	V
Input voltage	V_{in}	–0.3 to V_{CC} + 0.3	V
Operating temperature	T_{op}	–20 to +75	°C
Storage temperature	T_{stg}	–20 to +125	°C

Notes: 1. Permanent LSI damage may occur if the maximum ratings are exceeded.
Normal operation should be under recommended operating conditions (V_{CC} = 2.7 to 6.0 V, GND = 0 V, Ta = –20 to +75°C). If these conditions are exceeded, LSI malfunctions could occur.

2. Power supply voltages are referenced to GND = 0 V. Power supply voltage (2) indicates the difference between V_{CC} and V_{EE}.

Electrical Characteristics

DC Characteristics (1) (V_{CC} = 5 V ±20%, GND = 0 V, $V_{CC} - V_{EE}$ = 6.0 to 15 V, Ta = –20 to +75°C, unless otherwise noted)

Item		Symbol	Min	Typ	Max	Unit	Test Conditions	Notes
Input high voltage	OSC1	$V_{IH}1$	$0.8 \times V_{CC}$	—	V_{CC} + 0.3	V		
	$\overline{M}$/S, CL1, FLM, M, TEST1, TEST2	$V_{IH}2$	$0.7 \times V_{CC}$	—	V_{CC} + 0.3	V		
	$\overline{RESET}$	$V_{IH}3$	$0.85 \times V_{CC}$	—	V_{CC} +0.3	V		
	The other inputs	$V_{IH}4$	2.0	—	V_{CC} + 0.3	V	V_{CC} = 5 V ±10%	5
Input low voltage	OSC1	$V_{IL}1$	–0.3	—	$0.2 \times V_{CC}$	V		
	$\overline{M}$/S, CL1, FLM, M, TEST1, TEST2	$V_{IL}2$	–0.3	—	$0.3 \times V_{CC}$	V		
	$\overline{RESET}$	$V_{IL}3$	–0.3	—	$0.15 \times V_{CC}$	V		
	The other inputs	$V_{IL}4$	–0.3	—	0.8	V	V_{CC} = 5 V ±10%	6
Output high voltage	CO, CL1, FLM, M	$V_{OH}1$	$0.9 \times V_{CC}$	—	—	V	$-I_{OH}$ = 0.1 mA	
	DB7–DB0	$V_{OH}2$	2.4	—	—	V	$-I_{OH}$ = 0.2 mA V_{CC} = 5 V ±10%	7
Output low voltage	CO, CL1, FLM, M	$V_{OL}1$	—	—	$0.1 \times V_{CC}$	V	I_{OL} = 0.1 mA	
	DB7–DB0	$V_{OL}2$	—	—	0.4	V	I_{OL} = 1.6 mA V_{CC} = 5 V ±10%	8
Input leakage current	All except DB7–DB0, CL1, FLM, M	I_{IIL}	–2.5	—	2.5	µA	V_{in} = 0 to V_{CC}	
Tri-state leakage current	DB7–DB0, CL1, FLM, M	I_{TSL}	–10	—	10	µA	V_{in} = 0 to V_{CC}	
V pins leakage current	V1, V3, V4, V6, VMHn, VMLn	I_{VL}	–10	—	10	µA	V_{in} = V_{EE} to V_{CC}	
Current consumption	During display	$I_{CC}1$	—	—	400	µA	External clock f_{OSC} = 500 kHz	1
		$I_{CC}2$	—	—	1.0	mA	Internal oscillation Rf = 91 kΩ	1
	During standby	I_{SB}	—	—	10	µA		1, 2

Item	Symbol	Min	Typ	Max	Unit	Test Conditions	Notes
ON resistance X0–X164 between Vi and Xj	R_{ON}	—	—	10	kΩ	$\pm I_{LD}$ = 50 µA $V_{CC} - V_{EE}$ = 10 V	3
V pins voltage range	ΔV	—	—	35	%		4
Oscillating frequency	f_{OSC}	315	450	585	kHz	Rf = 91 kΩ	

Notes:
1. When voltage applied to input pins is fixed to V_{CC} or to GND and output pins have no load capacity.
2. When the LSI is not exposed to light and Ta = 0 to 40°C with the STBY bit = 1. If using external clock pulses, input pins must be fixed high or low. Exposing the LSI to light increases current consumption.
3. I_{LD} indicates the current supplied to one measured pin.
4. $\Delta V = 0.35 \times (V_{CC} - V_{EE})$. For levels V1, V2, and V3, the voltage employed should fall between the V_{CC} and the ΔV and for levels V4, V5, and V6, the voltage employed should fall between the V_{EE} and the ΔV (figure 36).
5. $V_{IH}3$ (min) = $0.7 \times V_{CC}$ when used under conditions other than V_{CC} = 5 V ±10%.
6. $V_{IL}3$ (max) = $0.15 \times V_{CC}$ when used under conditions other than V_{CC} = 5 V ±10%.
7. $V_{OH}2$ (min) = $0.9 \times V_{CC}$ ($-I_{OH}$ = 0.1 mA) when used under conditions other than V_{CC} = 5 V ±10%.
8. $V_{OL}2$ (max) = $0.1 \times V_{CC}$ (I_{OL} = 0.1 mA) when used under conditions other than V_{CC} = 5 V ±10%.

DC Characteristics (2) (V_{CC} = 2.7 to 4.0 V, GND = 0 V, $V_{CC} - V_{EE}$ = 6.0 to 15 V, Ta = –20 to +75°C, unless otherwise noted)

Item		Symbol	Min	Typ	Max	Unit	Test Conditions	Notes
Input high voltage	$\overline{\text{RESET}}$	$V_{IH}1$	$0.85 \times V_{CC}$	—	V_{CC} + 0.3	V		
	The other inputs	$V_{IH}2$	$0.7 \times V_{CC}$	—	V_{CC} + 0.3	V		
Input low voltage	$\overline{M}$/S, OSC1, CL1, FLM, TEST1, TEST2, M	$V_{IL}1$	–0.3	—	$0.3 \times V_{CC}$	V		
	The other inputs	$V_{IL}2$	–0.3	—	$0.15 \times V_{CC}$	V		
Output high voltage		$V_{OL}1$	$0.9 \times V_{CC}$	—	—	V	$-I_{OH}$ = 50 µA	
Output low voltage		$V_{OL}1$	—	—	$0.1 \times V_{CC}$	V	I_{OL} = 50 µA	
Input leakage current	All except DB7–DB0, CL1, FLM, M	I_{IIL}	–2.5	—	2.5	µA	V_{in} = 0 to V_{CC}	
Tri-state leakage current	DB7–DB0, CL1, FLM, M	I_{TSL}	–10	—	10	µA	V_{in} = 0 to V_{CC}	
V pins leakage current	V1, V3, V4, V6, VMHn, VMLn	I_{VL}	–10	—	10	µA	V_{in} = V_{EE} to V_{CC}	
Current consumption	During display	$I_{CC}1$	—	—	260	µA	External clock f_{OSC} = 500 kHz	1
		$I_{CC}2$	—	—	700	µA	Internal oscillation Rf = 75 kΩ	1
	During standby state	I_{SB}	—	—	10	µA		1, 2
ON resistance between Vi and Xj	X0–X164	R_{ON}	—	—	10	kΩ	$\pm I_{LD}$ = 50 µA $V_{CC} - V_{EE}$ = 10 V	3
V pins voltage range		ΔV	—	—	35	%		4
Oscillating frequency		f_{OSC}	315	450	585	kHz	Rf = 75 kΩ	

Notes: 1. When voltage applied to input pins is fixed to V_{CC} or to GND and output pins have no load capacity. Exposing the LSI to light increases current consumption.

2. When the LSI is not exposed to light and Ta = 0 to 40°C with the STBY bit = 1. If using external clock pulses, input pins must be fixed high or low.

3. I_{LD} indicates the current supplied to one measured pin.

4. $\Delta V = 0.35 \times (V_{CC} - V_{EE})$. For levels V1, V2, and V3, the voltage employed should fall between the V_{CC} and the ΔV and for levels V4, V5, and V6, the voltage employed should fall between the V_{EE} and the ΔV (figure 36).



Figure 36 Driver Output Waveform and Voltage Levels

AC Characteristics (1) (V_{CC} = 4.5 to 6.0 V, GND = 0 V, Ta = –20 to +75°C, unless otherwise noted)

1. CPU Bus Timing (Figure 37)

Item	Symbol	Min	Max	Unit	
$\overline{RD}$ high-level pulse width	t_{WRH}	190	—	ns	
$\overline{RD}$ low-level pulse width	t_{WRL}	190	—	ns	
$\overline{WR}$ high-level pulse width	t_{WWH}	190	—	ns	
$\overline{WR}$ low-level pulse width	t_{WWL}	190	—	ns	
$\overline{WR}$–$\overline{RD}$ high-level pulse width	t_{WWRH}	190	—	ns	
$\overline{CS}$, RS setup time	t_{AS}	0	—	ns	
$\overline{CS}$, RS hold time	t_{AH}	0	—	ns	
Write data setup time	t_{DSW}	100	—	ns	
Write data hold time	t_{DHW}	0	—	ns	
Read data output delay time	t_{DDR}	—	150	ns	Note
Read data hold time	t_{DHR}	20	—	ns	Note
External clock cycle time	t_{CYC}	0.25	5.0	µs	
External clock high-level pulse width	t_{WCH}	0.1	—	µs	
External clock low-level pulse width	t_{WCL}	0.1	—	µs	
External clock rise and fall time	tr, tf	—	20	ns	

Note: Measured by test circuit 1 (figure 39).

2. LCD Interface Timing (Figure 38)

Item			Symbol	Min	Max	Unit	Notes
$\overline{M}$/S = 0	CL1	High-level pulse width	$t_{WCH}1$	35	—	µs	1, 4
	CL1	Low-level pulse width	$t_{WCL}1$	35	—	µs	1, 4
	FLM	Delay time	$t_{DFL}1$	–2.0	+2.0	µs	4
	FLM	Hold time	$t_{HFL}1$	–2.0	+2.0	µs	4
	M output delay time		$t_{DMO}1$	–2.0	+2.0	µs	4
$\overline{M}$/S = 1	CL1	High-level pulse width	$t_{WCH}2$	35	—	µs	4
	CL1	Low-level pulse width	$t_{WCL}2$	$11 \times t_{CYC}$	—	µs	2, 4
	FLM	Delay time	$t_{DFL}2$	–2.0	$1.5 \times t_{CYC}$	µs	3, 4
	FLM	Hold time	$t_{HFL}2$	–2.0	+2.0	µs	4
	M delay time		t_{DMI}	–2.0	+2.0	µs	4

Notes: 1. When R_{OSC} is 91 kΩ (V_{CC} = 4.0 to 6 V) or 75 kΩ (V_{CC} = 2.0 to 4.0 V) and bits FFS are set for 1.
2. When bits FFS are set for 1 or 2. The value is $19 \times t_{CYC}$ in other cases.
3. When bits FFS are set for 1 or 2. The value is $8.5 \times t_{CYC}$ in other cases.
4. Measured by test circuit 2 (figure 39).

AC Characteristics (2) (V_{CC} = 2.7 to 4.5 V, GND = 0 V, Ta = –20 to +75°C, unless otherwise noted)

1. CPU Bus Timing (Figure 37)

Item	Symbol	Min	Max	Unit	
$\overline{RD}$ high-level pulse width	t_{WRH}	1.0	—	µs	
$\overline{RD}$ low-level pulse width	t_{WRL}	1.0	—	µs	
$\overline{WR}$ high-level pulse width	t_{WWH}	1.0	—	µs	
$\overline{WR}$ low-level pulse width	t_{WWL}	1.0	—	µs	
$\overline{WR}$–$\overline{RD}$ high-level pulse width	t_{WWRH}	1.0	—	µs	
$\overline{CS}$, RS setup time	t_{AS}	0.5	—	µs	
$\overline{CS}$, RS hold time	t_{AH}	0.1	—	µs	
Write data setup time	t_{DSW}	1.0	—	µs	
Write data hold time	t_{DHW}	0	—	µs	
Read data output delay time	t_{DDR}	—	0.5	µs	Note
Read data hold time	t_{DHR}	20	—	ns	Note
External clock cycle time	t_{CYC}	1.6	5.0	µs	
External clock high-level pulse width	t_{WCH}	0.7	—	µs	
External clock low-level pulse width	t_{WCL}	0.7	—	µs	
External clock rise and fall time	tr, tf	—	0.1	µs	

Note: Measured by test circuit 2 (figure 39).

2. LCD Interface Timing (Figure 38)

Item			Symbol	Min	Max	Unit	Notes
$\overline{M}$/S = 0	CL1	High-level pulse width	$t_{WCH}1$	35	—	µs	1, 4
	CL1	Low-level pulse width	$t_{WCL}1$	35	—	µs	1, 4
	FLM	Delay time	$t_{DFL}1$	–2.0	+2.0	µs	4
	FLM	Hold time	$t_{HFL}1$	–2.0	+2.0	µs	4
	M output delay time		$t_{DMO}1$	–2.0	+2.0	µs	4
$\overline{M}$/S = 1	CL1	High-level pulse width	$t_{WCH}2$	35	—	µs	4
	CL1	Low-level pulse width	$t_{WCL}2$	$11 \times t_{CYC}$	—	µs	2, 4
	FLM	Delay time	$t_{DFL}2$	–2.0	$1.5 \times t_{CYC}$	µs	3, 4
	FLM	Hold time	$t_{HFL}2$	–2.0	+2.0	µs	4
	M delay time		t_{DMI}	–2.0	+2.0	µs	4

Notes: 1. When R_{OSC} is 91 kΩ (V_{CC} = 4.0 to 6 V) or 75 kΩ (V_{CC} = 2.7 to 4.0 V) and bits FFS are set for 1.
2. When bits FFS are set for 1 or 2. The value is $19 \times t_{CYC}$ in other cases.
3. When bits FFS are set for 1 or 2. The value is $8.5 \times t_{CYC}$ in other cases.
4. Measured by test circuit 2 (figure 39).



Figure 37 CPU Bus Timing



Figure 38 LCD Interface Timing



R_L = 2.4 kΩ
R = 11 kΩ
C = 130 pF

Test Circuit 1



Test Circuit 2

Figure 39 Load Circuits

TCP Sketches and Mounting

The following shows TCP sketches and TCP mounting on a printed circuit board. These drawings do not restrict TCP shape.



TCP Rough Sketch



A-A' Cross-Sectional View



TCP Mounting on PC Board