

HD66110ST

(Column Driver)

HITACHI

Description

The HD66110ST, the column driver for a large liquid crystal display (LCD) panel, features as many as 160 LCD outputs powered by 160 internal LCD drive circuits, and a high duty cycle. This device can interface to various LCD controllers by using an internal automatic chip enable signal generator. Its strip shape enables a slim tape carrier package (TCP).

Features


- 191-pin TCP
- CMOS fabrication process
- High voltage
 - LCD drive: 14 to 40 V
- High speed
 - Maximum clock speed:
 - 12 MHz ($V_{CC} = 4.5$ to 5.5 V)
 - 10 MHz ($V_{CC} = 2.7$ to 5.5 V)
- 4- and 8-bit data bus interface
- Display off function
- Standby function
- Various LCD controller interfaces
 - LCTC series: HD63645, HD64645, HD64646
 - LVIC series: HD66840, HD66841
 - CLINE: HD66850

Ordering Information

Type No.	Outer lead pitch (μm)
HD66110STB0	92
HD66110STB2	92

Note: The details of TCP pattern are shown in "The Information of TCP."

Pin Arrangement



Note: This is just an example of TCP; other TCP shapes are also possible.

Pin Description

Symbol	Pin No.	Pin Name	Input/Output	Classification
V _{CC}	175	V _{CC}	—	Power supply
GND	186	GND	—	Power supply
V _{LCD1}	187	V _{LCD1}	—	Power supply
V _{LCD2}	164	V _{LCD2}	—	Power supply
V1R	166	V1R	Input	Power supply
V2R	162	V2R	Input	Power supply
V3R	165	V3R	Input	Power supply
V4R	163	V4R	Input	Power supply
V1L	188	V1L	Input	Power supply
V2L	191	V2L	Input	Power supply
V3L	189	V3L	Input	Power supply
V4L	190	V4L	Input	Power supply
CL1	179	Clock 1	Input	Control signal
CL2	178	Clock 2	Input	Control signal
M	180	M	Input	Control signal
D ₀ –D ₇	167–174	Data 0–data 7	Input	Control signal
SHL	183	Shift left	Input	Control signal
EI/O1, EI/O2	177, 176	Enable IO1, enable IO2	Input/output	Control signal
DISP	181	Display off	Input	Control signal
BS	184	Bus select	Input	Control signal
Y ₁ –Y ₁₆₀	1–160	Y ₁ –Y ₁₆₀	Output	LCD drive output

Pin Functions

Power Supply

V_{CC}, V_{LCD1}, V_{LCD2}, GND: V_{CC} – GND supplies power to the internal logic circuits. V_{LCD} – GND supplies power to the LCD drive circuits. See figure 1.

V1R, V1L, V2R, V2L, V3R, V3L, V4R, V4L: Supply different levels of power to drive the LCD. V1 and V2 are selected levels, and V3 and V4 are non-selected levels.

Control Signals

CL1: Inputs display data latch pulses for latch circuit 2. Latch circuit 2 latches display data input from latch circuit 1, and outputs LCD drive signals corresponding to the latched data, both at the falling edge of each CL1 pulse.

CL2: Inputs display data latch pulses for latch circuit 1. Latch circuit 1 latches display data input via D₀–D₇ at the falling edge of each CL2 pulse.

M: Changes LCD drive outputs to AC.

D₀–D₇: Input display data. High-voltage level (V_{CC} level) of data corresponds to a selected level and turns an LCD pixel on, and low-voltage level (GND level) data corresponds to a non-selected level and turns an LCD pixel off.

SHL: Shifts the destinations of display data output, and determines which chip enable pin ($\overline{EI/O1}$ or $\overline{EI/O2}$) is an input and which is an output. See figure 2.

$\overline{EI/O1}$, $\overline{EI/O2}$: If SHL is GND level, $\overline{EI/O1}$ inputs the chip enable signal, and $\overline{EI/O2}$ outputs the signal. If SHL is V_{CC} level, $\overline{EI/O1}$ outputs the chip enable signal, and $\overline{EI/O2}$ inputs the signal. The chip enable input pin of the first HD66110RT must be grounded, and those of the other HD66110STs must be connected to the chip enable output pin of the previous HD66110RT. The chip enable output pin of the last HD66110RT must be open.

\overline{DISP} : A low \overline{DISP} sets LCD drive outputs Y₁–Y₁₆₀ to V2 level.

BS: Selects either the 4-bit or 8-bit display data bus interface. If BS is V_{CC} level, the 8-bit bus is selected, and if BS is GND level, the 4-bit bus is selected. In 4-bit bus mode, data is latched via D₀–D₃; D₄–D₇ must be grounded.

LCD Drive Output

Y₁–Y₁₆₀: Each Y outputs one of the four voltage levels V1, V2, V3, or V4, depending on a combination of the M signal and display data levels. See figure 3.




Figure 1 Power Supply for Logic and LCD Drive Circuits

SHL = GND, BS = GND

Y1	Y2	Y3	Y4	Y5	Y6	Y7	Y8		Y153	Y154	Y155	Y156	Y157	Y158	Y159	Y160
D3	D2	D1	D0	D3	D2	D1	D0	-----	D3	D2	D1	D0	D3	D2	D1	D0

1st data

Last data

$\overline{EI/O1}$: chip enable input

$\overline{EI/O2}$: chip enable output

SHL = V_{CC} , BS = GND

Y1	Y2	Y3	Y4	Y5	Y6	Y7	Y8		Y153	Y154	Y155	Y156	Y157	Y158	Y159	Y160
D0	D1	D2	D3	D0	D1	D2	D3	-----	D0	D1	D2	D3	D0	D1	D2	D3

Last data

1st data

$\overline{EI/O1}$: chip enable output

$\overline{EI/O2}$: chip enable input

SHL = GND, BS = V_{CC}

Y1	Y2	Y3	Y4	Y5	Y6	Y7	Y8		Y153	Y154	Y155	Y156	Y157	Y158	Y159	Y160
D7	D6	D5	D4	D3	D2	D1	D0	-----	D7	D6	D5	D4	D3	D2	D1	D0

1st data

Last data

$\overline{EI/O1}$: chip enable input

$\overline{EI/O2}$: chip enable output

SHL = V_{CC} , BS = V_{CC}

Y1	Y2	Y3	Y4	Y5	Y6	Y7	Y8		Y153	Y154	Y155	Y156	Y157	Y158	Y159	Y160
D0	D1	D2	D3	D4	D5	D6	D7	-----	D0	D1	D2	D3	D4	D5	D6	D7

Last data

1st data

$\overline{EI/O1}$: chip enable output

$\overline{EI/O2}$: chip enable input

Figure 2 Selection of Destinations of Display Data Output




Figure 3 Selection of LCD Drive Output Level

Block Functions

LCD Drive Circuit

The 160-bit LCD drive circuit generates four voltage levels V1, V2, V3, and V4, for driving an LCD panel. One of the four levels is output to the corresponding Y pin, depending on a combination of the M signal and the data in the latch circuit 2.

Level Shifter

The level shifter changes 5-V signals into high-voltage signals for the LCD drive circuit.

Latch Circuit 2

160-bit latch circuit 2 latches data input from latch circuit 1, and outputs the latched data to the level shifter, both at the falling edge of each clock 1 (CL1) pulse.

Latch Circuit 1


160-bit latch circuit 1 latches 4-bit or 8-bit parallel data input via the D₀ to D₇ pins at the timing generated by the shift register.

Shift Register

The 40-bit shift register generates and outputs data latch signals for latch circuit 1 at the falling edge of each clock 2 (CL2) pulse.

Data Shifter

The data shifter shifts the destination of display data output, when necessary.

Block Diagram

HD66110ST

Comparison of HD66110RT with the HD66110ST

Item	HD66110RT	HD66110ST
LCD drive voltage range	28 to 40 V	14 to 40 V
Speed	$V_{CC} = 4.5$ to 5.5 V $V_{CC} = 2.7$ to 4.5 V	12 MHz —
		10 MHz
Number of pins (power supply)	26 (7)	31 (12)
Voltage supply pin format	Single side	Dual side




Figure 4 t_{HCL} Definitions of the HD66110RT and HD66110ST

Operation Timing

4-Bit Bus Mode (BS = GND)

Figure 5 shows 4-bit data latch timing when $\text{SHL} = \text{GND}$, that is, the $\overline{\text{EI/O1}}$ pin is a chip enable input and $\overline{\text{EI/O2}}$ pin is a chip enable output. When $\text{SHL} = \text{V}_{\text{CC}}$, the $\overline{\text{EI/O1}}$ pin is a chip enable output and $\overline{\text{EI/O2}}$ pin is a chip enable input.

When a low chip enable signal is input via the $\overline{\text{EI/O1}}$ pin, the HD66110RT is first released from data standby state, and, at the falling edge of the following CL2 pulse, it is released entirely from standby state and starts latching data.

It simultaneously latches 4 bits of data at the falling edge of each CL2 pulse. When it has latched 156 bits of data, it sets the $\overline{\text{EI/O2}}$ signal low. When it has latched 160 bits of data, it automatically stops and enters standby state, initiating the next HD66110RT, as long as its $\overline{\text{EI/O2}}$ pin is connected to the $\overline{\text{EI/O1}}$ pin of the next HD66110RT.

The HD66110RTs output one line of data from the $\text{Y}_1\text{--}\text{Y}_{160}$ pins at the falling edge of each CL1 pulse. Data d_1 is output from Y_1 , and d_{160} from Y_{160} when $\text{SHL} = \text{GND}$, and d_1 is output from Y_{160} , and d_{160} from Y_1 when $\text{SHL} = \text{V}_{\text{CC}}$.




Figure 5 4-Bit Data Latch Timing (SHL=GND)

HD66110ST

8-Bit Bus Mode (BS = V_{CC})

Figure 6 shows 8-bit data latch timing when SHL = GND, that is, the $\overline{EI/O1}$ pin is a chip enable input and $\overline{EI/O2}$ pin is a chip enable output.

When SHL = V_{CC}, the $\overline{EI/O1}$ pin is a chip enable

output and $\overline{EI/O2}$ pin is a chip enable input.

The operation is the same as that in 4-bit bus mode except that 8 bits of data are latched simultaneously.





Figure 6 8-Bit Data Latch Timing (SHL=GND)

Application Example



- Notes:
1. The resistances of R1 and R2 depend on the type of the LCD panel used. For example, for an LCD panel with a 1/20 bias, R1 and R2 must be 3 kΩ and 48 kΩ, respectively. That is, $R1/(4 \cdot R1 + R2)$ should be 1/20.
 2. To stabilize the power supply, place two 0.1-μF capacitors near each LCD driver: one between the V_{CC} and GND pins, and the other between the V_{LCD} and GND pins.
 3. The load must be less than 30 pF between the EI/O2 and EI/O1 connections of HD66110STs.

Absolute Maximum Ratings

Item	Symbol	Rating	Unit	Notes
Power supply voltage for logic circuits	V_{CC}	−0.3 to +7.0	V	1, 5
Power supply voltage for LCD drive circuits	V_{LCD}	−0.3 to +42	V	1, 2, 5
Input voltage 1	V_{T1}	−0.3 to $V_{CC} + 0.3$	V	1, 3
Input voltage 2	V_{T2}	−0.3 to $V_{LCD} + 0.3$	V	1, 4
Operating temperature	T_{opr}	−20 to +75	°C	
Storage temperature	T_{stg}	−40 to +125	°C	

Notes: 1. The reference point is GND (0 V).

2. Indicates the voltage between GND and V_{LCD} .
3. Applies to input pins for logic circuits, that is, control signal pins.
4. Applies to input pins for LCD drive level voltages, that is, V1–V4 pins.
5. Power should be applied to V_{CC} -GND first, and then V_{LCD} -GND. It should be disconnected in the reverse order.
6. If the LSI is used beyond the absolute maximum ratings, it may be permanently damaged. It should always be used within its electrical characteristics in order to prevent malfunctioning or degradation of reliability.

Electrical Characteristics

DC Characteristics 1 ($V_{CC} = 2.7$ to 4.5 V, $V_{LCD} - GND = 14$ to 40 V, and $T_a = -20$ to $+75^\circ C$, unless otherwise noted)

Item	Symbol	Pins	Min	Max	Unit	Condition	Notes
Input high voltage	V_{IH}	1	$0.8 \times V_{CC}$	V_{CC}	V		
Input low voltage	V_{IL}	1	0	$0.2 \times V_{CC}$	V		
Output high voltage	V_{OH}	2	$V_{CC} - 0.4$	—	V	$I_{OH} = -0.4$ mA	
Output low voltage	V_{OL}	2	—	0.4	V	$I_{OL} = 0.4$ mA	
$V_i - Y_j$ on resistance	R_{ON}	3	—	3.0	kΩ	$I_{ON} = 150$ μA	1
Input leakage current 1	I_{IL1}	1	-5.0	5.0	μA	$V_{IN} = V_{CC}$ to GND	
Input leakage current 2	I_{IL2}	4	-100	100	μA	$V_{IN} = V_{LCD}$ to GND	
Current consumption 1	I_{CC}	—	—	2.2	mA	$f_{CL2} = 10$ MHz $f_{CL1} = 28$ kHz $V_{CC} = 3.0$ V	2
Current consumption 2	I_{LCD}	—	—	3.0	mA	Same as above	2
Current consumption 3	I_{ST}	—	—	0.3	mA	Same as above	2, 3

Pins and notes on next page.

HD66110ST

DC Characteristics 2 ($V_{CC} = 5 \text{ V} \pm 10\%$, $V_{LCD} - GND = 14 \text{ to } 40 \text{ V}$, and $T_a = -20 \text{ to } +75^\circ\text{C}$, unless otherwise noted)

Item	Symbol	Pins	Min	Max	Unit	Condition	Notes
Input high voltage	V_{IH}	1	$0.8 \times V_{CC}$	V_{CC}	V		
Input low voltage	V_{IL}	1	0	$0.2 \times V_{CC}$	V		
Output high voltage	V_{OH}	2	$V_{CC} - 0.4$	—	V	$I_{OH} = -0.4 \text{ mA}$	
Output low voltage	V_{OL}	2	—	0.4	V	$I_{OL} = 0.4 \text{ mA}$	
$V_i - Y_j$ on resistance	R_{ON}	3	—	3.0	kΩ	$I_{ON} = 150 \mu\text{A}$	1
Input leakage current 1	I_{IL1}	1	-5.0	5.0	μA	$V_{IN} = V_{CC}$ to GND	
Input leakage current 2	I_{IL2}	4	-100	100	μA	$V_{IN} = V_{LCD}$ to GND	
Current consumption 1	I_{CC}	—	—	5.0	mA	$f_{CL2} = 12 \text{ MHz}$ $f_{CL1} = 28 \text{ kHz}$	2
Current consumption 2	I_{LCD}	—	—	3.0	mA	Same as above	2
Current consumption 3	I_{ST}	—	—	0.7	mA	Same as above	2, 3

Pins: 1. CL1, CL2, M, SHL, BS, $\bar{E}I/O1$, $EI/O2$, \bar{DISP} , $D_0 - D_7$

2. $\bar{E}I/O1$, $EI/O2$

3. $Y_1 - Y_{160}$, $V1 - V4$

4. $V1 - V4$

Notes: 1. Indicates the resistance between one pin from $Y_1 - Y_{160}$ and another pin from $V1 - V4$ when load current is applied to the Y pin; defined under the following conditions.

$$V_{LCD} - GND = 40 \text{ V}$$

$$V1, V3 = V_{LCD} - \{1/20 (V_{LCD} - GND)\}$$

$$V2, V4 = V_{LCD} + \{1/20 (V_{LCD} - GND)\}$$

$V1$ and $V3$ should be near V_{LCD} level, and $V2$ and $V4$ should be near GND level (figure 7). All voltage must be within ΔV . ΔV is the range within which RON , the LCD drive circuits' output impedance, is stable. Note that ΔV depends on power supply voltage $V_{LCD} - GND$ (figure 8).

2. Input and output current is excluded. When a CMOS input is floating, excess current flows from the power supply through the input circuit. To avoid this, V_{IH} and V_{IL} must be held to V_{CC} and GND levels, respectively.
3. Applies to standby mode.




Figure 7 Relation between Driver Output Waveform and Level Voltages




Figure 8 Relation between $V_{LCD} - GND$ and ΔV

HD66110ST

AC Characteristics 1 ($V_{CC} = 2.7$ to 4.5 V, $V_{CD} - GND = 14$ to 40 V, and $T_a = -20$ to $+75^\circ C$, unless otherwise noted)

Item	Symbol	Pins	Min	Max	Unit	Notes
Clock cycle time	t_{CYC}	CL2	100	—	ns	
Clock high-level width 1	t_{CWH2}	CL2	37	—	ns	
Clock low-level width	t_{CWL2}	CL2	37	—	ns	
Clock high-level width 2	t_{CWH1}	CL1	50	—	ns	
Clock setup time	t_{SCL}	CL1, CL2	100	—	ns	
Clock hold time	t_{HCL}	CL1, CL2	100	—	ns	
Clock rise time	t_r	CL1, CL2	—	50	ns	2
Clock fall time	t_f	CL1, CL2	—	50	ns	2
Data setup time	t_{DS}	D ₀ –D ₇ , CL2	35	—	ns	
Data hold time	t_{DH}	D ₀ –D ₇ , CL2	35	—	ns	
M phase difference time	t_{CM}	M, CL1	—	300	ns	

Notes: 1. The load must be less than 30 pF between $\overline{EI/O2}$ and $\overline{EI/O1}$ connections of HD66110STs.
2. $t_r, t_f < (t_{cyc} - t_{CWH2} - t_{CWL2})/2$ and $t_r, t_f \leq 50$ ns

AC Characteristics 2 ($V_{CC} = 5 \pm 10\%$, $V_{LCD} - GND = 14$ to 40 V, and $T_a = -20$ to $+75^\circ C$, unless otherwise noted)

Item	Symbol	Pins	Min	Max	Unit	Notes
Clock cycle time	t_{CVC}	CL2	83	—	ns	
Clock high-level width 1	t_{CWH2}	CL2	20	—	ns	
Clock low-level width	t_{CWL2}	CL2	20	—	ns	
Clock high-level width 2	t_{CWH1}	CL1	50	—	ns	
Clock setup time	t_{SCL}	CL1, CL2	100	—	ns	
Clock hold time	t_{HCL}	CL1, CL2	100	—	ns	
Clock rise time	t_r	CL1, CL2	—	50	ns	2
Clock fall time	t_f	CL1, CL2	—	50	ns	2
Data setup time	t_{DS}	D ₀ –D ₇ , CL2	10	—	ns	
Data hold time	t_{DH}	D ₀ –D ₇ , CL2	10	—	ns	
M phase difference time	t_{CM}	M, CL1	—	300	ns	

Notes: 1. The load must be less than 30 pF between $\overline{EI/O2}$ and $\overline{EI/O1}$ connections of HD66110STs.
2. $t_r, t_f < (t_{cyc} - t_{CWH2} - t_{CWL2})/2$ and $t_r, t_f \leq 50$ ns




Figure 9 LCD Controller Interface Timing