(Common Driver for a Dot Matrix Liquid Crystal Graphic Display with 100-Channel Outputs)

# HITACHI

#### Description

The HD66215T is a common driver for a large dot matrix liquid crystal graphic display (LCD). The driver's 100 channels can be divided into two groups of 50 channels by selecting data input/ output pins. Outputs  $X_1$  to  $X_{10}$  and  $X_{91}$  to  $X_{100}$ can be disabled by mode selection. Unused output pins can be equally distributed above and below the pins used for the LCD panel so that the panel can be neatly centered on the LCD board. A 101channel output mode can also be selected for an application to various display panels. The driver is powered by about 3V, making it suitable for battery-driven portable equipment featuring the low power dissipation of liquid crystal elements.

The HD66215T, packaged in a micro-tape carrier package (micro-TCP), allows design of a compact LCD system with a frame (an area peripheral to the LCD panel) about half the width of conventional systems.

#### Features

- Duty cycle: About 1/64 to 1/240
- 100 internal LCD drive circuits (101-channel mode can be selected for a 101-output version)
- High output voltage for driving the LCD: 10 to 28 V
- Output division function ( $50 \times 2$ -output)
- 10-output through modes
- 101-output mode
- Display off function
- Internal 100-bit shift register
- Various LCD controller interfaces
  - LCTC series: HD63645, HD64645, HD64646
  - LVIC series: HD66840, HD66841
  - CLINE: HD66850
- Micro-TCP with 3-sprocket-hole width
- Operating voltage: 2.5 to 5.5 V

#### **Ordering Information**

Туре No.	Outer Lead Pitch 1	Outer Lead Pitch 2	Device Length
HD66215TA0	0.23 mm	1.20 mm	3 sprocket holes
HD66215TA1	0.22 mm	1.00 mm	3 sprocket holes
HD66215TA2	0.18 mm	0.85 mm	3 sprocket holes

Notes: 1. Outer lead pitch 1 is for LCD drive output pins, and outer lead pitch 2 for the other pins.

2. Device length includes test pad areas.

3. Spacing between two sprocket holes is 4.75 mm.

4. Tape film is Upirex (a trademark of Ube Industries, Ltd.).

5. 35-mm-wide tape is used.

6. Leads are plated with Sn.

7. The details of TCP pattern are shown in "The Information of TCP."



#### **Tape Carrier Package**



#### **Pin Arrangement**

V1L	V <sub>6</sub> L	V <sub>5</sub> L	VEEL	MODE1	DIO4	DISPOFF	Vcc	SHL/R	DIO3	DIO2	GND	Σ	CL	DIO1	MODE2	V <sub>EE</sub> R	V <sub>5</sub> R	V <sub>6</sub> R	V <sub>1</sub> R
-	2	3	4	5	9	7	80	6	10	11	12	13	14	15	16	17	18	19	20

## **Pin Description**

Symbol	Pin No.	Pin Name	Input/Output	Classification
V <sub>CC</sub>	8	V <sub>CC</sub>	_	Power supply
GND	12	GND		
V <sub>1</sub> L, V <sub>1</sub> R	1, 20	V <sub>1</sub> L, V <sub>1</sub> R	Input	
V <sub>6</sub> L, V <sub>6</sub> R	2, 19	V <sub>6</sub> L, V <sub>6</sub> R		
V <sub>5</sub> L, V <sub>5</sub> R	3, 18	V <sub>5</sub> L, V <sub>5</sub> R		
V <sub>EE</sub> L, V <sub>EE</sub> R	4, 17	V <sub>EE</sub> L, V <sub>EE</sub> R		
CL	14	Clock		Control signal
Μ	13	Μ		
SHL/R	9	Shift left/right		
DIO1	15	Data	Input/output	
DIO2	11			
DIO3	10			
DIO4	6			
DISPOFF	7	Display off	Input	
MODE1, MODE2	5, 16	Mode1, Mode2		
X <sub>1</sub> -X <sub>100</sub>	21-120	X <sub>1</sub> -X <sub>100</sub>	Output	LCD drive output

#### **Pin Functions**

#### **Power Supply**

 $V_{CC}$ , GND: Supply power to the internal logic circuits.

**V<sub>1</sub>L, V<sub>1</sub>R, V<sub>5</sub>L, V<sub>5</sub>R, V<sub>6</sub>L, V<sub>6</sub>R, V<sub>EE</sub>L, V<sub>EE</sub>R:** Supply different levels of power to drive the LCD. V<sub>1</sub> and V<sub>EE</sub> are selected levels, and V<sub>5</sub> and V<sub>6</sub> are non-selected levels. See figure 1.

#### **Control Signals**

Table 1

**CL:** Inputs data shift clock pulses for the shift register. At the falling edge of each CL pulse, the shift register shifts data input via the DIO pins.

**M:** Changes LCD drive outputs to AC.

**SHL/R:** Selects the data shift direction for the shift register and the common signal scan direction (figure 2).

**DIO1–DIO4:** Input or output data. DIO1 and DIO2 are data input/output pins for  $X_1-X_{50}$ , and

Selection of LCD Output

DIO3 and DIO4 are input/output pins for  $X_{51}$ - $X_{100}$  ( $X_{101}$ ) in 50 × 2-output modes. In a 100-output mode, DIO2 and DIO3 must be short-circuited, and DIO1 and DIO4 are used as data input/output pins.

**DISPOFF:** Controls LCD output level. A low  $\overline{\text{DISPOFF}}$  sets LCD drive outputs  $X_1-X_{100}(X_{101})$  to  $V_1$  level.

**MODE1, MODE2:** Select an LCD output mode (table 1). In 10-output through modes, ten unused output pins are made invalid. These ten pins must be open in these modes since they output M signals.

#### **LCD Drive Outputs**

 $X_{1-}X_{100}$ : Each X outputs one of the four voltage levels,  $V_1$ ,  $V_5$ ,  $V_6$ , or  $V_{EE}$ , depending on a combination of the M signal and data levels. See figure 3.

MODE1	MODE2	Selected Mode
0	0	Normal (100-output)
0	1	10-output through (X <sub>1</sub> -X <sub>10</sub> )
1	0	(X <sub>91</sub> –X <sub>100</sub> )
1	1	101-output



Figure 1 Different Power Supply Voltage Levels for LCD Drive Circuits

SHL/R	DIO1	DIO2	DIO3	IO3 DIO4 Data shift direction and co signal scan direction						
			In	100 × 1-o	utput mode					
Low	Input	Short-circuited		Output	$X_1 \rightarrow X_{100}$					
		In 50 × 2-output mode								
	Innut	Quitaut	land	Output	X <sub>1</sub> → X <sub>50</sub>					
	Input	Input Output In		Output	X <sub>51</sub> → X <sub>100</sub>					
	In 100 × 1-output mode									
	Output	Short-circuited		Input	$X_{100} \rightarrow X_1$					
nign			In	50 × 2-ou	itput mode					
	Output	المعربة	Quitaust	lanut	$X_{50} \rightarrow X_1$					
	Output Input C		Output	Input	$X_{100} \rightarrow X_{51}$					

For 10-output through modes and 101-output mode, see Selection of Data Shift Direction and Common Signal Scan Direction by SHL/R and DIO Pins in Each Mode.





Figure 3 Selection of LCD Drive Output Level

#### **Block Diagram**



#### **Block Functions**

#### **LCD Drive Circuits**

The 100-bit LCD drive circuits generate four voltage levels,  $V_1$ ,  $V_5$ ,  $V_6$ , and  $V_{EE}$ , which drive an LCD panel. One of the four levels is output to the corresponding X pin, depending on a combination of the M signal and the data in the shift register.

#### Level Shifters

The level shifters change logic control signals (2.5 to 5.5 V) into high-voltage signals for the LCD drive circuit.

#### Shift Registers

The 100-bit shift registers shift data input via the DIO pin by one bit. The bit that is shifted out is output from the DIO pin to the next driver IC. Both shifting and output occur simultaneously at the falling edge of each shift clock (CL) pulse. The SHL/R pin selects the data shift direction.

#### Logic 3

Logic 3 selects which shift register operates depending on the settings of MODE1 and MODE2.

## Data Shift and Common Signal Scan Direction

Figure 4–7 show the data shift direction and common signal scan direction selected by SHL/R

and DIO pins in each mode.

	1	Γ	Γ							
SHL/R	DIO1	DIO2	DIO3	DIO4	Data shift direction and common signal scan direction					
		1	In	100 × 1-0	utput mode					
Low	Input	Short-c	ircuited	Output	$X_1 \rightarrow X_{100}$					
		In 50 × 2-output mode								
	lanut	Quitaut	Input	Output	$X_1 \rightarrow X_{50}$					
	Input	Output			X <sub>51</sub> → X <sub>100</sub>					
			In	100 × 1-0	utput mode					
Lliab	Output	Short-c	ircuited	Input	$X_{100} \rightarrow X_1$					
High			In	50 × 2-ou	itput mode					
	Output	Input	Output	Input	X <sub>50</sub> → X <sub>1</sub>					
		Input	Output	Input	$X_{100} \rightarrow X_{51}$					

Figure 4 Selection of Data Shift Direction and Common Signal Scan Direction by SHL/R and DIO Pins in 100-Output Mode (MODE1 = 0 and MODE2 = 0)

SHL/R	DIO1	DIO2	DIO3	DIO4	Data shift direction and common signal scan direction					
		In 90-output mode								
Low	Input	Short-circuited		Output	X <sub>11</sub> → X <sub>100</sub>					
		In 40- and 50-output mode								
	Input Output Input		Output	$X_{11} \rightarrow X_{50}$ $X_{51} \rightarrow X_{100}$						
	In 90-output mode									
Lliab	Output	Short-circuited		Input	$X_{100} \rightarrow X_{11}$					
підп			In 40	0- and 50	-output mode					
	Output	Input	Output	Input	$X_{50} \rightarrow X_{11}$					
					$X_{100} \rightarrow X_{51}$					

Figure 5 Selection of Data Shift Direction and Common Signal Scan Direction by SHL/R and DIO pins in 10-Output  $(X_1-X_{10})$  Through Mode (MODE1 = 0 and MODE 2 = 1)

SHL/R	DIO1	DIO2	DIO3	DIO4	Data shift direction and common signal scan direction						
		In 90-output mode									
Low	Input	Short-circuited		Output	X <sub>1</sub> → X <sub>90</sub>						
			In 50	0- and 40	-output mode						
	Input	Output	Input	Output	X <sub>1</sub> → X <sub>50</sub>						
		Output		Output	X <sub>51</sub> → X <sub>90</sub>						
	In 90-output mode										
	Output	Short-circuited		Input	$X_{90} \rightarrow X_1$						
High			In 5	0- and 40	-output mode						
	Outrout	lanut	Outrout	Innut	$X_{50} \rightarrow X_1$						
	Output	Input	Output	input	$X_{90} \rightarrow X_{51}$						

# Figure 6 Selection of Data Shift Direction and Common Signal Scan Direction by SHL/R and DIO Pins in 10-Output $(X_{91}-X_{100})$ Through Mode (MODE1 = 1 and MODE2 = 0)

SHL/R	DIO1	DIO2	DIO3	DIO4 Data shift direction and communication signal scan direction						
		In 101-output mode								
Low	Input	Short-c	ircuited	Output	$X_1 \rightarrow X_{101}$					
		In 50- and 51-output mode								
	Input	Output	Input	Output	$X_1 \rightarrow X_{50}$					
		Output			X <sub>51</sub> → X <sub>101</sub>					
	In 101-output mode									
	Output	Short-circuited		Input	$X_{101} \rightarrow X_1$					
High			In 50	)- and 51	-output mode					
	Output	Innut	Output	Input	$X_{50} \rightarrow X_1$					
		input	Output	input	X <sub>101</sub> X <sub>51</sub>					

## Figure 7 Selection of Data Shift Direction and Common Signal Scan Direction by SHL/R and DIO Pins in 101-Output Mode (MODE1 = 1 and MODE2 = 1)

#### **Application Examples**



- Notes: 1. The resistances of R1 and R2 depend on the type of LCD panel used. For example, for an LCD panel with a 1/15 bias, R1 and R2 must be 3 k $\Omega$  and 33 k $\Omega$ , respectively. That is, R1/(4-R1 + R2) should be 1/15.
  - 2. To stabilize the power supply, place two 0.1- $\mu$ F capacitors near each LCD driver: one between the V<sub>CC</sub> and GND pins, and the other between the V<sub>CC</sub> and V<sub>EE</sub> pins.

#### Figure 8 LCD Panel of $640 \times 400$ Dots, 1/200 Duty Cycle



Notes: 1. The resistances of R1 and R2 depend on the type of LCD panel used. For example, for an LCD panel with a 1/15 bias, R1 and R2 must be 3 kΩ and 33 kΩ, respectively. That is, R1/(4-R1 + R2) should be 1/15.

2. To stabilize the power supply, place two 0.1- $\mu$ F capacitors near each LCD driver: one between the V<sub>CC</sub> and GND pins, and the other between the V<sub>CC</sub> and V<sub>EE</sub> pins.

#### Figure 9 LCD Panel of $640 \times 480$ Dots, 1/240 Duty Cycle



Figure 10 Operational Timing in Normal Mode (100-Output Mode, 1/200 Duty Cycle)

#### HD66215T Connection Examples

Figure 11 shows an example of an HD66215T driving a 480-line LCD panel with a 1/240 to 1/250 duty cycle. Here, selecting MODE1 and MODE2 disables outputs  $X_{1}$ - $X_{10}$  of driver IC1 and outputs  $X_{91}$ - $X_{100}$  of driver IC5. As a result, unused driver output pins can be equally distributed above and below the pins used for the LCD panel so that the panel can be neatly centered on the LCD board. In addition, since the 100

channels of the driver can be divided into two groups of 50 channels by selecting data input/ output pins, data input is divided at the center of the panel (IC3).

Figure 12 shows an example of an HD66215T driving a 400-line LCD panel with a 1/200 to 1/210 duty cycle.



Figure 11 Connection Example for 480-Line LCD Panel with a 1/240–1/250 Duty Cycle



Figure 12 Connection Example for 400-Line LCD Panel with a 1/200–1/210 Duty Cycle

#### **Absolute Maximum Ratings**

ltem		Symbol	Rating	Unit	Notes
Power supply voltage for logic circuits Power supply voltage for LCD drive circuits		V <sub>CC</sub>	-0.3 to +7.0	V	2
		V <sub>EE</sub>	$V_{CC}$ – 30.0 to $V_{CC}$ + 0.3		
Input voltage	1	V <sub>T1</sub>	–0.3 to V <sub>CC</sub> + 0.3		2, 3
	2	V <sub>T2</sub>	$V_{\text{EE}}$ – 0.3 to $V_{\text{CC}}$ + 0.3		2, 4
Operating temperature		T <sub>opr</sub>	–20 to +75	°C	
Storage temperature		T <sub>stg</sub>	-40 to +125		

Notes: 1. If the LSI is used beyond its absolute maximum ratings, it may be permanently damaged. It should always be used within its electrical characteristics in order to prevent malfunction or unreliability.

2. The reference point is GND (0 V).

3. Applies to pins CL, M, SHL/R, DIO1–DIO4 (input), DISPOFF.

4. Applies to pins  $V_1$ ,  $V_5$ , and  $V_6$ .

#### **Electrical Characteristics**

Item		Symbol	Pins	Min	Тур	Max	Unit	Condition	Notes
Input high voltage		V <sub>IH</sub>	1	$0.7 \times V_{CC}$		V <sub>CC</sub>	V		
Input low voltage		V <sub>IL</sub>	1	0	_	$0.3 \times V_{CC}$			
Output high voltage		V <sub>OH</sub>	2	V <sub>CC</sub> – 0.4	_	_		I <sub>OH</sub> = -0.4 mA	
Output low voltage		V <sub>OL</sub>	2	_	_	0.4		I <sub>OL</sub> = 0.4 mA	
Vi–Xj on resistance		R <sub>ON</sub>	3		0.5	1.0	kΩ	I <sub>ON</sub> = 100 μA	1
Input leakage current	1	I <sub>IL1</sub>	4	-1.0	_	1.0	μA	$V_{IN} = V_{CC}$ to GND	
	2	I <sub>IL2</sub>	5	-25	_	25		$V_{IN} = V_{CC}$ to $V_{EE}$	
	3	I <sub>IL3</sub>	2	-5.0	_	5.0		$V_{IN} = V_{CC}$ to GND	
Current consumption	(5 V)	I <sub>GND</sub>	_	_	_	100		f <sub>CL</sub> = 19.2 kHz	2
		I <sub>EE</sub>	_	_	_	250		$V_{CC} - V_{EE} = 28 \text{ V}$	
								f <sub>FLM</sub> = 80 Hz	
								$V_{CC} - GND = 5 V$	
	(3 V)	I <sub>GND</sub>	_	_	_	50		f <sub>CL</sub> = 19.2 kHz	2
		I <sub>EE</sub>	_	_	_	250		$V_{CC} - V_{EE} = 28 \text{ V}$	
								f <sub>FLM</sub> = 80 Hz	
								$V_{CC} - GND = 3 V$	

**DC Characteristics** ( $V_{CC} = 2.5$  to 5.5 V, GND = 0 V, and  $T_a = -20$  to  $+75^{\circ}C$ , unless otherwise noted)

Pins: 1. CL, M, SHL/R, DISPOFF, DIO1-DIO4 (input)

- 2. DIO1-DIO4 (input)
- 3. X<sub>1</sub>-X<sub>100</sub>, V<sub>1</sub>, V<sub>5</sub>, V<sub>6</sub>
- 4. CL, M, SHL/R, MODE1, MODE2, DISPOFF
- 5. V<sub>1</sub>, V<sub>5</sub>, V<sub>6</sub>
- Notes: 1. Indicates the resistance between one pin from  $X_1-X_{100}$  and another pin from  $V_1$ ,  $V_5$ ,  $V_6$ , and  $V_{EE}$ , when load current is applied to the X pin. Defined under the following conditions:

 $V_{CC} - V_{EE} = 28 V$   $V_1, V_6 = V_{CC} - \{1/10 (V_{CC} - V_{EE})\}$  $V_5 = V_{EE} + \{1/10 (V_{CC} - V_{EE})\}$ 

 $V_1$  and  $V_6$  should be near  $V_{CC}$  level, and V5 should be near  $V_{EE}$  level (figure 4). All voltage must be within  $\Delta$  V.  $\Delta$  V is the range within which  $R_{ON}$ , the LCD drive circuits' output impedance, is stable. Note that  $\Delta$  V depends on power supply voltages  $V_{CC} - V_{EE}$  (figure 5).

 Excludes input and output current. When a CMOS input is floating, excess current flows from the power supply through the input circuit. To avoid this, V<sub>IH</sub> and V<sub>IL</sub> must be held to V<sub>CC</sub> and GND levels, respectively.



Figure 13 Relation between Driver Output Waveform and Level Voltages



Figure 14 Relation between  $V_{CC}$  –  $V_{EE}$  and  $\Delta$  V

AC Characteristics ( $V_{CC} = 2.5$  to 5.5 V, GND = 0 V, and  $T_a = -20$  to  $+75^{\circ}$ C, unless otherwise noted)

Item	Symbol	Pins	Min	Max	Unit
Clock cycle time	t <sub>CYC</sub>	CL	10	—	μs
Clock high-level width	t <sub>CWH</sub>		65	—	ns
Clock low-level width	t <sub>CWL</sub>		1.0	—	μs
Clock rise time	t <sub>r</sub>		_	50	ns
Clock fall time	t <sub>f</sub>				
Data setup time	t <sub>DS</sub>	DIO1–DIO4, CL	100	_	
Data hold time	t <sub>DH</sub>				
Data output delay time*	t <sub>DD</sub>		—	7.0	μs
Data output hold time	t <sub>DHW</sub>		100	_	ns

Note: \* The load circuit is shown in figure 15 is connected.







Figure 16 LCD Controller Interface Timing