
HD74AC195

4-bit Parallel-Access Shift Register

HITACHI

Description

This shift register features parallel inputs, parallel outputs, J- \bar{K} serial inputs, Shift/Load control input, and a direct overriding clear. This shift register can operate in two modes: Parallel load; Shift from Q_0 towards Q_3 .


Parallel loading is accomplished by applying the four bits of data, and taking the \overline{PE} Input low. The data is loaded into the associated flip-flops and appears at the outputs after the positive transition of the CP input. During parallel loading, serial data flow is inhibited. Serial shifting occurs synchronously when the \overline{PE} input is high. Serial data for this mode is entered at the J- \bar{K} inputs. These inputs allow the first stage to perform as a J- \bar{K} or toggle flip-flop as shown in the function table.

Features


- Shift Right and Parallel Load Capability
- J- \bar{K} (D-Type) Inputs to First Stage
- Complement Output from Last Stage
- Asynchronous Master Reset
- Outputs Source/Sink 24 mA

HD74AC195

Pin Arrangement



Logic Symbol




Pin Names

| | |
|---|---|
| CP | Clock Pulse Input (Active Rising Edge) |
| D ₀ to D ₃ | Parallel Data Inputs |
| \overline{PE} | Parallel Enable Input |
| \overline{MR} | Asynchronous Master Reset |
| J, \overline{K} | J- \overline{K} or D Type Serial Inputs |
| Q ₀ to Q ₃ , \overline{Q}_3 | Outputs |

HITACHI

Timing Diagram



Mode Select-Function Table

| Operating Modes | Inputs | | | | | Outputs | | | | | |
|---------------------------|-----------------|------------|-----------------|---|----------------|----------------|------------------|----------------|----------------|----------------|------------------|
| | \overline{MR} | CP | \overline{PE} | J | \overline{K} | D _n | Q ₀ | Q ₁ | Q ₂ | Q ₃ | \overline{Q}_3 |
| Asynchronous Reset | L | X | X | X | X | X | L | L | L | L | H |
| Shift, Set First Stage | H | \uparrow | H | H | H | X | H | q ₀ | q ₁ | q ₂ | \overline{q}_2 |
| Shift, Reset First Stage | H | \uparrow | H | L | L | X | L | q ₀ | q ₁ | q ₂ | \overline{q}_2 |
| Shift, Toggle First Stage | H | \uparrow | H | H | L | X | \overline{q}_0 | q ₀ | q ₁ | q ₂ | \overline{q}_2 |
| Shift, Retain First Stage | H | \uparrow | H | L | H | X | q ₀ | q ₀ | q ₁ | q ₂ | \overline{q}_2 |
| Parallel Load | H | \uparrow | L | X | X | d _n | d ₀ | d ₁ | d ₂ | d ₃ | \overline{d}_3 |

H : HIGH Voltage Level

L : LOW Voltage Level


X : Immaterial

Lower case letters indicate the state of the referenced input (or output) one setup time prior to the LOW-to-HIGH transition.

\uparrow : LOW-to-HIGH clock transition.

HD74AC195

Logic Diagram



DC Characteristics (unless otherwise specified)

| Item | Symbol | Max | Unit | Condition |
|----------------------------------|----------|-----|---------|--|
| Maximum quiescent supply current | I_{CC} | 80 | μA | $V_{IN} = V_{CC}$ or ground, $V_{CC} = 5.5 V$, $T_a = \text{Worst case}$ |
| Maximum quiescent supply current | I_{CC} | 8.0 | μA | $V_{IN} = V_{CC}$ or ground, $V_{CC} = 5.5 V$, $T_a = 25^\circ C$ |

AC Characteristics: HD74AC195

| Item | Symbol | V _{cc} (V)*1 | Ta = +25°C C _L = 50 pF | | | Ta = -40°C to +85°C C _L = 50 pF | | Unit |
|---|------------------|-----------------------|--------------------------------------|-----|------|---|------|------|
| | | | Min | Typ | Max | Min | Max | |
| Maximum clock frequency | f _{max} | 3.3 | 75 | — | — | 65 | — | MHz |
| | | 5.0 | 100 | — | — | 85 | — | |
| Propagation delay CP to Q _n or Q ₃ | t _{PLH} | 3.3 | 1.0 | 9.0 | 13.0 | 1.0 | 15.0 | ns |
| | | 5.0 | 1.0 | 5.5 | 10.0 | 1.0 | 11.5 | |
| Propagation delay CP to Q _n or Q ₂ | t _{PHL} | 3.3 | 1.0 | 9.0 | 13.0 | 1.0 | 15.0 | ns |
| | | 5.0 | 1.0 | 6.5 | 10.0 | 1.0 | 11.5 | |
| Propagation delay MR to Q ₂ | t _{PLH} | 3.3 | 1.0 | 7.5 | 10.5 | 1.0 | 12.0 | ns |
| | | 5.0 | 1.0 | 5.5 | 8.0 | 1.0 | 9.5 | |
| Propagaion delay MR to Q _n | t _{PHL} | 3.3 | 1.0 | 6.0 | 9.0 | 1.0 | 10.5 | ns |
| | | 5.0 | 1.0 | 5.0 | 7.0 | 1.0 | 8.0 | |

Note: 1. Voltage Range 3.3 is 3.3 V ± 0.3 V
Voltage Range 5.0 is 5.0 V ± 0.5 V

AC Operating Requirements: HD74AC195


| Item | Symbol | V _{cc} (V)*1 | Ta = +25°C C _L = 50 pF | | Ta = -40°C to +85°C C _L = 50 pF | | Unit |
|---|------------------|-----------------------|--------------------------------------|--------------------|--|--------------------|------|
| | | | Typ | Guaranteed Minimum | Guaranteed Minimum | Guaranteed Minimum | |
| Setup time, HIGH or LOW J, K̄ or D̄ _n to CP | t _{su} | 3.3 | 3.0 | 5.5 | 7.0 | ns | |
| | | 5.0 | 2.0 | 4.0 | 5.0 | | |
| Hold time, HIGH or LOW J, K̄ or D̄ _n to CP | t _h | 3.3 | -0.5 | 2.0 | 3.6 | ns | |
| | | 5.0 | 0.5 | 1.5 | 2.0 | | |
| Setup time, HIGH or LOW PĒ to CP | t _{su} | 3.3 | 3.5 | 5.0 | 7.0 | ns | |
| | | 5.0 | 2.5 | 4.0 | 5.0 | | |
| Hold time, HIGH or LOW PĒ to CP | t _h | 3.3 | -2.0 | 0.0 | 0.0 | ns | |
| | | 5.0 | -1.5 | 0.0 | 0.0 | | |
| Recovery time MR to CP | t _{rec} | 3.3 | -1.5 | 0.5 | 0.5 | ns | |
| | | 5.0 | -1.0 | 0.5 | 0.5 | | |
| Pulse width | t _w | 3.3 | -3.0 | 5.5 | 7.0 | ns | |
| | | 5.0 | -3.0 | 4.5 | 5.0 | | |

Note: 1. Voltage Range 3.3 is 3.3 V ± 0.3 V
Voltage Range 5.0 is 5.0 V ± 0.5 V




HD74AC195

Capacitance

| Item | Symbol | Typ | Unit | Condition |
|-------------------------------|----------|-----|------|--------------------------|
| Input capacitance | C_{IN} | 4.5 | pF | $V_{CC} = 5.5 \text{ V}$ |
| Power dissipation capacitance | C_{PD} | 125 | pF | $V_{CC} = 5.0 \text{ V}$ |






| | |
|--------------------------|----------|
| Hitachi Code | DP-16 |
| JEDEC | Conforms |
| EIAJ | Conforms |
| Weight (reference value) | 1.07 g |





*Dimension including the plating thickness
Base material dimension

| | |
|--------------------------|----------|
| Hitachi Code | FP-16DA |
| JEDEC | — |
| EIAJ | Conforms |
| Weight (reference value) | 0.24 g |



*Dimension including the plating thickness
Base material dimension

| | |
|--------------------------|----------|
| Hitachi Code | FP-16DN |
| JEDEC | Conforms |
| EIAJ | Conforms |
| Weight (reference value) | 0.15 g |



*Dimension including the plating thickness
 Base material dimension

| | |
|--------------------------|----------|
| Hitachi Code | TTP-16DA |
| JEDEC | — |
| EIAJ | — |
| Weight (reference value) | 0.05 g |

Cautions

1. Hitachi neither warrants nor grants licenses of any rights of Hitachi's or any third party's patent, copyright, trademark, or other intellectual property rights for information contained in this document. Hitachi bears no responsibility for problems that may arise with third party's rights, including intellectual property rights, in connection with use of the information contained in this document.
2. Products and product specifications may be subject to change without notice. Confirm that you have received the latest product standards or specifications before final design, purchase or use.
3. Hitachi makes every attempt to ensure that its products are of high quality and reliability. However, contact Hitachi's sales office before using the product in an application that demands especially high quality and reliability or where its failure or malfunction may directly threaten human life or cause risk of bodily injury, such as aerospace, aeronautics, nuclear power, combustion control, transportation, traffic, safety equipment or medical equipment for life support.
4. Design your application so that the product is used within the ranges guaranteed by Hitachi particularly for maximum rating, operating supply voltage range, heat radiation characteristics, installation conditions and other characteristics. Hitachi bears no responsibility for failure or damage when used beyond the guaranteed ranges. Even within the guaranteed ranges, consider normally foreseeable failure rates or failure modes in semiconductor devices and employ systemic measures such as fail-safes, so that the equipment incorporating Hitachi product does not cause bodily injury, fire or other consequential damage due to operation of the Hitachi product.
5. This product is not designed to be radiation resistant.
6. No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without written approval from Hitachi.
7. Contact Hitachi's sales office for any questions regarding this document or Hitachi semiconductor products.

HITACHI

Hitachi, Ltd.

Semiconductor & Integrated Circuits.
Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan
Tel: Tokyo (03) 3270-2111 Fax: (03) 3270-5109

URL North America : <http://semiconductor.hitachi.com/>
 Europe : <http://www.hitachi-eu.com/hel/ecg>
 Asia (Singapore) : <http://www.has.hitachi.com.sg/grp3/sicd/index.htm>
 Asia (Taiwan) : http://www.hitachi.com.tw/E/Product/SICD_Frame.htm
 Asia (HongKong) : <http://www.hitachi.com.hk/eng/bo/grp3/index.htm>
 Japan : <http://www.hitachi.co.jp/Sicd/indx.htm>

For further information write to:

Hitachi Semiconductor
(America) Inc.
179 East Tasman Drive,
San Jose, CA 95134
Tel: <1> (408) 433-1990
Fax: <1>(408) 433-0223

Hitachi Europe GmbH
Electronic components Group
Dornacher Straße 3
D-85622 Feldkirchen, Munich
Germany
Tel: <49> (89) 9 9180-0
Fax: <49> (89) 9 29 30 00

Hitachi Europe Ltd.
Electronic Components Group.
Whitebrook Park
Lower Cookham Road
Maidenhead
Berkshire SL6 8YA, United Kingdom
Tel: <44> (1628) 585000
Fax: <44> (1628) 778322

Hitachi Asia Pte. Ltd.
16 Collyer Quay #20-00
Hitachi Tower
Singapore 049318
Tel: 535-2100
Fax: 535-1533

Hitachi Asia Ltd.
Taipei Branch Office
3F, Hung Kuo Building, No.167,
Tun-Hwa North Road, Taipei (105)
Tel: <886> (2) 2718-3666
Fax: <886> (2) 2718-8180

Hitachi Asia (Hong Kong) Ltd.
Group III (Electronic Components)
7/F., North Tower, World Finance Centre,
Harbour City, Canton Road, Tsim Sha Tsui,
Kowloon, Hong Kong
Tel: <852> (2) 735 9218
Fax: <852> (2) 730 0281
Telex: 40815 HITEC HX

Copyright ' Hitachi, Ltd., 1999. All rights reserved. Printed in Japan.

HITACHI