

REJ03D0275–0200Z (Previous ADE-205-396 (Z)) Rev.2.00 Jul.16.2004

## Description

The HD74AC393 contains a pair of high speed 4-stage ripple counters. Each half of the HD74AC393 operates as a modulo-16 binary divider, with the last three stages triggered in a ripple fashion. The flip-flops are triggered by a High-to-Low transition of their  $\overline{CP}$  inputs. Each half of each circuit type has a Master Reset input which responds to a High signal by forcing all four outputs to the Low state.

## Features


- Outputs Source/Sink 24 mA
- Ordering Information

Part Name	Package Type	Package Code	Package	Abbreviation	Taping	Abbreviation (Quantity)
HD74AC393FPEL	SOP-14 pin (JEITA)	FP-14DAV	FP		EL (2,00	0 pcs/reel)
HD74AC393RPEL	SOP-14 pin (JEDEC)	FP-14DNV	RP		EL (2,50	0 pcs/reel)

Notes: 1. Please consult the sales office for the above package availability.


2. The packages with lead-free pins are distinguished from the conventional products by adding V at the end of the package code.

## **Pin Arrangement**





## Logic Symbol



### **Pin Names**

$\overline{CP}$	Clock Pulse Input (Active Falling Edge)
MR	Asynchronous Master Reset Input (Active High)
$Q_0-Q_3$	Flip-flop Outputs

## **Functional Description**

Each half of the HD74AC393 operates in the modulo-16 binary sequence, as indicated in the + 16 Truth Table. The first flip-flop is triggered by High-to-Low transitions of the  $\overline{CP}$  input signal. Each of the other flip-flops is triggered by a High-to-Low transition of the Q output of the preceding flip-flop. Thus state changes of the Q outputs do not occur simultaneously. This means that logic signals derived from combinations of these outputs will be subject to decoding spikes and, therefore, should not be used as clocks for other counters, registers or flip-flops. A High signal on MR forces all outputs to the Low state and prevents counting.

### **Truth Table**


	Outputs								
Count	Q <sub>3</sub>	Q <sub>2</sub>	<b>Q</b> <sub>1</sub>	Q <sub>0</sub>					
0	L	L	L	L					
1			L	Н					
2		L	Н	L					
3		L	Н	Н					
4		Н	L	L					
5	L	Н	L	Н					
6	L	Н	Н	L					
7	L	Н	Н	Н					
8	Н	L	L	L					
9	Н	L	L	Н					
10	Н	L	Н	L					
11	Н	L	Н	Н					
12	Н	Н	L	L					
13	Н	Н	L	Н					
14	Н	Н	Н	L					
15	Н	Н	Н	Н					

H : High Voltage Level

L : Low Voltage Level



## Logic Diagram



# Absolute Maximum Ratings

Item	Symbol	Ratings	Unit	Condition	
Supply voltage	V <sub>cc</sub>	–0.5 to 7	V		
DC input diode current	I <sub>IK</sub>	-20	mA	$V_1 = -0.5V$	
		20	mA	$V_1 = Vcc+0.5V$	
DC input voltage	V	-0.5 to Vcc+0.5	V		
DC output diode current	I <sub>ок</sub>	-50	mA	$V_{0} = -0.5V$	
		50	mA	$V_{o} = Vcc+0.5V$	
DC output voltage	Vo	-0.5 to Vcc+0.5	V		
DC output source or sink current	I <sub>o</sub>	±50	mA		
DC $V_{cc}$ or ground current per output pin	I <sub>CC</sub> , I <sub>GND</sub>	±50	mA		
Storage temperature	Tstg	-65 to +150	°C		

# Recommended Operating Conditions

4

Item	Symbol	Ratings	Unit	Condition
Supply voltage	V <sub>cc</sub>	2 to 6	V	
Input and output voltage	V <sub>I</sub> , V <sub>o</sub>	0 to V <sub>cc</sub>	V	
Operating temperature	Та	-40 to +85	°C	
Input rise and fall time (except Schmitt inputs) $V_{IN}$ 30% to 70% $V_{CC}$	tr, tf	8	ns/V	$V_{CC} = 3.0V$ $V_{CC} = 4.5 V$ $V_{CC} = 5.5 V$



## **DC Characteristics**

ltem	Sym- bol	Vcc (V)	1	Га = 25°(	C	+85°C		Unit	Condition	
			min.	typ.	max.	min.	max.			
Input Voltage	V <sub>IH</sub>	3.0	2.1	1.5	—	2.1	—	V	$V_{OUT} = 0.1 \text{ V or } V_{OUT}$	<sub>cc</sub> –0.1 V
		4.5	3.15	2.25	_	3.15	—			
		5.5	3.85	2.75	_	3.85	—			
	VIL	3.0	—	1.50	0.9	—	0.9		$V_{OUT} = 0.1 \text{ V or } V_{OUT}$	<sub>cc</sub> –0.1 V
		4.5	—	2.25	1.35	—	1.35			
		5.5	—	2.75	1.65	—	1.65			
Output voltage	V <sub>OH</sub>	3.0	2.9	2.99	_	2.9	—	V	$V_{IN} = V_{IL} \text{ or } V_{IH}$	
		4.5	4.4	4.49	_	4.4	—		I <sub>OUT</sub> = -50 μA	
		5.5	5.4	5.49	_	5.4	—			
		3.0	2.58	_	_	2.48	—		$V_{IN} = V_{IL} \text{ or } V_{IH}$	I <sub>он</sub> = –12 mA
		4.5	3.94	_	_	3.80	—			I <sub>он</sub> = –24 mA
		5.5	4.94	_	_	4.80	—			I <sub>он</sub> = –24 mA
	V <sub>OL</sub>	3.0	—	0.002	0.1	—	0.1		$V_{IN} = V_{IL} \text{ or } V_{IH}$	
		4.5	—	0.001	0.1	—	0.1		Ι <sub>ουτ</sub> = 50 μΑ	
		5.5	—	0.001	0.1	—	0.1			
		3.0	—	_	0.32	—	0.37		$V_{IN} = V_{IL} \text{ or } V_{IH}$	I <sub>OL</sub> = 12 mA
		4.5	—	_	0.32	-	0.37			I <sub>oL</sub> = 24 mA
		5.5	—	—	0.32		0.37			I <sub>oL</sub> = 24 mA
Input leakage current	I <sub>IN</sub>	5.5	—	—	±0.1		±1.0	μA	$V_{IN} = V_{CC}$ or GND	
Dynamic output	I <sub>OLD</sub>	5.5	—	—		86		mA	V <sub>OLD</sub> = 1.1 V	
current*	I <sub>OHD</sub>	5.5	1—	—		-75		mA	V <sub>OHD</sub> = 3.85 V	
Quiescent supply current	I <sub>cc</sub>	5.5	—	5	8.0	-0	80	μA	$V_{IN} = V_{CC}$ or groun	nd

\*Maximum test duration 2.0 ms, one output loaded at a time.

Not no



## **AC Characteristics**

			Ta = +25°C C <sub>L</sub> = 50 pF				C to +85°C 50 pF	
Item	Symbol	V <sub>cc</sub> (V)* <sup>1</sup>	Min	Тур	Max	Min	Max	Unit
Maximum clock	f <sub>max</sub>	3.3	125	—	—	100	—	MHz
frequency		5.0	150	—	—	125		
Propagation delay	t <sub>PLH</sub>	3.3	1.0	8.5	12.0	1.0	13.0	ns
$\overline{CP}$ to $Q_0$		5.0	1.0	6.5	9.0	1.0	10.0	
Propagation delay	t <sub>PHL</sub>	3.3	1.0	8.0	11.5	1.0	12.5	ns
$\overline{CP}$ to $Q_0$		5.0	1.0	6.0	8.5	1.0	9.5	
Propagation delay	t <sub>PLH</sub>	3.3	1.0	12.0	15.0	1.0	16.0	ns
CP to Q <sub>1</sub>		5.0	1.0	9.5	12.0	1.0	13.0	
Propagation delay	t <sub>PHL</sub>	3.3	1.0	11.5	14.5	1.0	15.5	ns
CP to Q <sub>1</sub>		5.0	1.0	9.0	11.5	1.0	12.5	
Propagation delay	t <sub>PLH</sub>	3.3	1.0	15.0	18.0	1.0	19.5	ns
CP to Q₂		5.0	1.0	12.0	14.5	1.0	16.0	
Propagation delay	t <sub>PHL</sub>	3.3	1.0	14.5	17.5	1.0	19.0	ns
$\overline{CP}$ to $Q_2$		5.0	1.0	11.5	14.0	1.0	15.5	
Propagation delay	t <sub>PLH</sub>	3.3	1.0	18.0	20.5	1.0	22.0	ns
CP to Q <sub>3</sub>		5.0	1.0	14.5	17.0	1.0	18.5	
Propagation delay	t <sub>PHL</sub>	3.3	1.0	17.5	20.5	1.0	21.5	ns
$\overline{CP}$ to $Q_3$		5.0	1.0	14.0	16.5	1.0	17.5	
Propagation delay	t <sub>PHL</sub>	3.3	1.0	10.5	14.0	1.0	15.0	ns
MR to $Q_0$ , $Q_1$ , $Q_2$ or $Q_3$		5.0	1.0	8.5	11.0	1.0	12.0	]

 Note:
 1.
 Voltage Range 3.3 is 3.3 V ± 0.3 V

 Voltage Range 5.0 is 5.0 V ± 0.5 V

# **AC Operating Requirements**

			Ta = +25°C C <sub>L</sub> = 50 pF		Ta = -40°C to +85°C C <sub>L</sub> = 50 pF	
Item	Symbol	V <sub>cc</sub> (V)* <sup>1</sup>	Тур	Guarantee	d Minimum	Unit
Pulse width CP	t <sub>w</sub>	3.3	3.5	5.5	7.0	ns
		5.0	2.5	4.5	5.0	
Recovery time MR to CP	t <sub>rec</sub>	3.3	-2.5	0.0	0.0	ns
		5.0	-2.5	0.0	0.0	

6


Note: 1. Voltage Range 3.3 is  $3.3 \vee \pm 0.3 \vee$ Voltage Range 5.0 is 5.0  $\vee \pm 0.5 \vee$ 

## Capacitance

Item	Symbol	Тур	Unit	Condition
Input capacitance	C <sub>IN</sub>	4.5	pF	$V_{cc} = 5.5 V$
Power dissipation capacitance	C <sub>PD</sub>	50	pF	$V_{cc} = 5.0 V$



## **Package Dimensions**





### Renesas Technology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

Keep safety first in your circuit designs!
1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.
Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

- Notes regarding these materials 1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party. 2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials. 3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.

- therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.
  The information described here may contain technical inaccuracies or typographical errors.
  Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.
  Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com).
  4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use. use.
- use. 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials. 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination. Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited. 8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.



### **RENESAS SALES OFFICES**

### Renesas Technology America, Inc.

450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500 Fax: <1> (408) 382-7501

Renesas Technology Europe Limited. Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, United Kingdom Tel: <44> (1628) 585 100, Fax: <44> (1628) 585 900

Renesas Technology Europe GmbH Dornacher Str. 3, D-85622 Feldkirchen, Germany Tel: <49> (89) 380 70 0, Fax: <49> (89) 929 30 11

Renesas Technology Hong Kong Ltd. 7/F., North Tower, World Finance Centre, Harbour City, Canton Road, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2375-6836

Renesas Technology Taiwan Co., Ltd. FL 10, #99, Fu-Hsing N. Rd., Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology (Shanghai) Co., Ltd. 26/F., Ruijin Building, No.205 Maoming Road (S), Shanghai 200020, China Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952

Renesas Technology Singapore Pte. Ltd. 1, Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001

http://www.renesas.com