

# HD74ALVC16835

## 18-bit Universal Bus Driver with 3-state Outputs

REJ03D0053-0700  
 (Previous: ADE-205-192E)  
 Rev.7.00  
 Apr 07, 2006

### Description

The HD74ALVC16835 is an 18-bit universal bus driver designed for 2.3 V to 3.6 V  $V_{CC}$  operation.

Data flow from A to Y is controlled by output enable ( $\overline{OE}$ ). The device operates in the transparent mode when the latch enable (LE) input is high. The A data is latched if the clock (CLK) input is held at a high or low logic level. If LE is low, the A data is stored in the latch/flip flop on the low to high transition of the CLK. When  $\overline{OE}$  is high, the outputs are in the high impedance state.

To ensure the high impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup register; the minimum value of the register is determined by the current sinking capability of the driver.

### Features

- Meets “PC SDRAM registered DIMM design support document, Rev. 1.2”
- $V_{CC} = 2.3\text{ V to }3.6\text{ V}$
- Typical  $V_{OL}$  ground bounce  $< 0.8\text{ V}$  (@  $V_{CC} = 3.3\text{ V}$ ,  $T_a = 25^\circ\text{C}$ )
- Typical  $V_{OL}$  ground bounce  $< 0.8\text{ V}$  (@  $V_{CC} = 3.3\text{ V}$ ,  $T_a = 25^\circ\text{C}$ )
- High output current  $\pm 24\text{ mA}$  (@  $V_{CC} = 3.0\text{ V}$ )
- Ordering Information

Part Name	Package Type	Package Code (Previous code)	Package Abbreviation	Taping Abbreviation (Quantity)
HD74ALVC16835TEL	TSSOP-56 pin	PTSP0056KA-A (TTP-56DAV)	T	EL (1,000 pcs / Reel)

### Function Table

$\overline{OE}$	Inputs			Output Y
	LE	CLK	A	
H	X	X	X	Z
L	H	X	L	L
L	H	X	H	H
L	L	$\uparrow$	L	L
L	L	$\uparrow$	H	H
L	L	H	X	$Y_0^{*1}$
L	L	L	X	$Y_0^{*2}$

H: High level

L: Low level

X: Immaterial


Z: High impedance

$\uparrow$ : Low to high transition

Notes: 1. Output level before the indicated steady-state input conditions were established, provided that CLK was high before LE went low.

2. Output level before the indicated steady-state input conditions were established.

Pin Arrangement



## Absolute Maximum Ratings

Item	Symbol	Ratings	Unit	Conditions
Supply voltage range	$V_{CC}$	-0.5 to 4.6	V	
Input voltage range <sup>*1</sup>	$V_I$	-0.5 to 4.6	V	
Output voltage range <sup>*1, 2</sup>	$V_O$	-0.5 to $V_{CC}+0.5$	V	
Input clamp current	$I_{IK}$	-50	mA	$V_I < 0$
Output clamp current	$I_{OK}$	$\pm 50$	mA	$V_O < 0$ or $V_O > V_{CC}$
Continuous output current	$I_O$	$\pm 50$	mA	$V_O = 0$ to $V_{CC}$
$V_{CC}$ , GND current / pin	$I_{CC}$ or $I_{GND}$	$\pm 100$	mA	
Maximum power dissipation at $T_a = 55^\circ\text{C}$ (in still air) <sup>*3</sup>	$P_T$	1	W	TSSOP
Storage temperature range	$T_{stg}$	-65 to 150	$^\circ\text{C}$	

Notes: Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device.

These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating condition" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.


1. The input and output negative-voltage ratings may be exceeded if the input and output clamp current ratings are observed.
2. The input and output positive-voltage ratings may be exceeded up to 4.6 V if the input and output clamp-current ratings are observed.
3. The maximum power dissipation is calculated using a junction temperature of  $150^\circ\text{C}$  and board trace length of 750 mils.

## Recommended Operating Conditions

Item	Symbol	Min	Max	Unit	Conditions
Supply voltage	$V_{CC}$	2.3	3.6	V	
Input voltage	$V_I$	0	$V_{CC}$	V	
Output voltage	$V_O$	0	$V_{CC}$	V	
High-level output current	$I_{OH}$	—	-12	mA	$V_{CC} = 2.3\text{ V}$
		—	-12		$V_{CC} = 2.7\text{ V}$
		—	-24		$V_{CC} = 3.0\text{ V}$
Low-level output current	$I_{OL}$	—	12	mA	$V_{CC} = 2.3\text{ V}$
		—	12		$V_{CC} = 2.7\text{ V}$
		—	24		$V_{CC} = 3.0\text{ V}$
Input transition rise or fall rate	$\Delta t/\Delta v$	0	10	ns/V	
Operating free-air temperature	$T_a$	-40	85	$^\circ\text{C}$	

Note: Unused or floating control pins must be held high or low.

Logic Diagram



Electrical Characteristics

(Ta = -40 to 85°C)

Item	Symbol	V <sub>CC</sub> (V)	Min	Max	Unit	Test Conditions
Input voltage	V <sub>IH</sub>	2.3 to 2.7	1.7	—	V	
		2.7 to 3.6	2.0	—		
	V <sub>IL</sub>	2.3 to 2.7	—	0.7	V	
		2.7 to 3.6	—	0.8		
Output voltage	V <sub>OH</sub>	2.3 to 3.6	V <sub>CC</sub> -0.2	—	V	I <sub>OH</sub> = -100 μA
		2.3	2.0	—		I <sub>OH</sub> = -6 mA, V <sub>IH</sub> = 1.7 V
		2.3	1.7	—		I <sub>OH</sub> = -12 mA, V <sub>IH</sub> = 1.7 V
		2.7	2.2	—		I <sub>OH</sub> = -12 mA, V <sub>IH</sub> = 2.0 V
		3.0	2.4	—		I <sub>OH</sub> = -12 mA, V <sub>IH</sub> = 2.0 V
		3.0	2.0	—		I <sub>OH</sub> = -24 mA, V <sub>IH</sub> = 2.0 V
	V <sub>OL</sub>	2.3 to 3.6	—	0.2	V	I <sub>OL</sub> = 100 μA
		2.3	—	0.4		I <sub>OL</sub> = 6 mA, V <sub>IL</sub> = 0.7 V
		2.3	—	0.7		I <sub>OL</sub> = 12 mA, V <sub>IL</sub> = 0.7 V
		2.7	—	0.4		I <sub>OL</sub> = 12 mA, V <sub>IL</sub> = 0.8 V
		3.0	—	0.55		I <sub>OL</sub> = 24 mA, V <sub>IL</sub> = 0.8 V
Input current	I <sub>IN</sub>	3.6	—	±5.0	μA	V <sub>IN</sub> = V <sub>CC</sub> or GND
Off state output current	I <sub>oZ</sub>	3.6	—	±10	μA	V <sub>OUT</sub> = V <sub>CC</sub> or GND
Quiescent supply current	I <sub>CC</sub>	3.6	—	40	μA	V <sub>IN</sub> = V <sub>CC</sub> or GND
	ΔI <sub>CC</sub>	3.0 to 3.6	—	750	μA	One input at (V <sub>CC</sub> -0.6)V, other inputs at V <sub>CC</sub> or GND

Switching Characteristics

(Ta = -40 to 85°C)

Item	Symbol	V <sub>CC</sub> (V)	Min	Typ	Max	Unit	From (Input)	To (Output)	
Maximum clock frequency	f <sub>max</sub>	2.5±0.2	150	—	—	MHz			
		2.7	150	—	—				
		3.3±0.3	150	—	—				
Propagation delay time	t <sub>PLH</sub>	2.5±0.2	1.0	—	4.2	ns	A	Y	
		2.7	—	—	4.2				
		3.3±0.3	1.0	—	3.6				
	t <sub>PHL</sub>	2.5±0.2	1.3	—	5.0		LE	Y	
		2.7	—	—	4.9				
		3.3±0.3	1.3	—	4.2				
			2.5±0.2	1.4	—		5.5	CLK	Y
			2.7	—	—		5.2		
			3.3±0.3	1.4	—		4.5		
Output enable time	t <sub>ZH</sub> t <sub>ZL</sub>	2.5±0.2	1.4	—	5.5	ns	OE	Y	
		2.7	—	—	5.6				
		3.3±0.3	1.1	—	4.6				
Output disable time	t <sub>HZ</sub> t <sub>LZ</sub>	2.5±0.2	1.0	—	4.5	ns	OE	Y	
		2.7	—	—	4.3				
		3.3±0.3	1.3	—	3.9				
Input capacitance	C <sub>IN</sub>	3.3	3.0	4.5	7.0	pF	Control inputs		
		3.3	3.0	6.0	9.0		Data inputs		
Output capacitance	C <sub>O</sub>	3.3	3.0	7.0	9.0	pF	Y ports		
Setup time	t <sub>su</sub>	2.5±0.2	2.2	—	—	ns	Data before CLK↑		
		2.7	2.1	—	—				
		3.3±0.3	1.7	—	—				
		2.5±0.2	1.9	—	—		Data before LE↓		
		2.7	1.6	—	—		CLK "H"		
		3.3±0.3	1.5	—	—				
		2.5±0.2	1.3	—	—		Data before LE↓		
		2.7	1.1	—	—		CLK "L"		
Hold time	t <sub>h</sub>	2.5±0.2	0.6	—	—	ns	Data after CLK↑		
		2.7	0.6	—	—				
		3.3±0.3	0.7	—	—				
		2.5±0.2	1.4	—	—		Data after LE↓		
		2.7	1.7	—	—		CLK "H" or "L"		
Pulse width	t <sub>w</sub>	2.5±0.2	3.3	—	—	ns	LE "H"		
		2.7	3.3	—	—				
		3.3±0.3	3.3	—	—				
		2.5±0.2	3.3	—	—		CLK "H" or "L"		
		2.7	3.3	—	—				
		3.3±0.3	3.3	—	—				

Switching Characteristics (cont.)

(Ta = 0 to 85°C)

Item	Symbol	V <sub>CC</sub> (V)	Min	Typ	Max	Unit	FROM (Input)	TO (Output)				
Propagation delay time	C <sub>L</sub> =0pF <sup>*1</sup>	3.3±0.165	0.9	—	2.0	ns	A	Y				
	C <sub>L</sub> =50pF								3.3±0.165	1.0	—	4.5
	C <sub>L</sub> =0pF <sup>*1</sup>						3.3±0.165	1.5	—	3.0	CLK	Y
	C <sub>L</sub> =50pF						3.3±0.165	1.7	—	4.5	CLK, A	Y
	C <sub>L</sub> =50pF						t <sub>SSO</sub> <sup>*1,2</sup>	3.3±0.165	1.7	—		
Output rise / fall time	C <sub>L</sub> =50pF	t <sub>TLH</sub> , t <sub>THL</sub> <sup>*1</sup>	3.3±0.165	1.0	—	2.5	volts/ ns	Y				

Notes: 1. This parameter is characterized but not tested.  
 2. t<sub>SSO</sub> : Simultaneous switching output time.

Operating Characteristics

(Ta = 25°C)

Item	Symbol	V <sub>CC</sub> = 2.5±0.2 V	V <sub>CC</sub> = 3.3±0.3 V	Unit	Test Conditions	
		Typ	Typ			
Power dissipation capacitance	Outputs enable	C <sub>pd</sub>	22.0	24.5	pF	C <sub>L</sub> = 0, f = 10 MHz
	Outputs disable		5.0	6.0		


Test Circuit

Load Circuit for Outputs


Symbol	V <sub>CC</sub> =2.5±0.2V	V <sub>CC</sub> =2.7V, 3.3±0.3V <sup>1</sup>
t <sub>PLH</sub> /t <sub>PHL</sub>	OPEN	OPEN
t <sub>su</sub> /t <sub>h</sub> /t <sub>w</sub>	GND	GND
t <sub>ZH</sub> /t <sub>HZ</sub>	2 × V <sub>CC</sub>	6.0 V
t <sub>ZL</sub> /t <sub>LZ</sub>	30 pF	50 pF

Note: 1. C<sub>L</sub> includes probe and jig capacitance.

Waveforms – 1




Waveforms – 2



Not recommended for new design

Waveforms – 3







TEST	$V_{CC}=2.5\pm 0.2V$	$V_{CC}=2.7V, 3.3\pm 0.3V$
$V_{IH}$	$V_{CC}$	2.7 V
$V_{ref}$	$1/2 V_{CC}$	1.5 V
$V_{ref1}$	$V_{OL} + 0.15 V$	$V_{OL} + 0.3 V$
$V_{ref2}$	$V_{OH} - 0.15 V$	$V_{OH} - 0.3 V$
$V_{OH1}$	$V_{CC}$	3.0 V
$V_{OL1}$	GND	GND

- Notes:
1. All input pulses are supplied by generators having the following characteristics :  
 $PRR \leq 10 \text{ MHz}$ ,  $Z_o = 50 \Omega$ ,  $t_r \leq 2.0 \text{ ns}$ ,  $t_f \leq 2.0 \text{ ns}$ . ( $V_{CC} = 2.5\pm 0.2 \text{ V}$ )  
 $PRR \leq 10 \text{ MHz}$ ,  $Z_o = 50 \Omega$ ,  $t_r \leq 2.5 \text{ ns}$ ,  $t_f \leq 2.5 \text{ ns}$ . ( $V_{CC} = 2.7 \text{ V}, 3.3\pm 0.3 \text{ V}$ )
  2. Waveform-A is for an output with internal conditions such that the output is low except when disabled by the output control.
  3. Waveform-B is for an output with internal conditions such that the output is high except when disabled by the output control.
  4. The outputs are measured one at a time with one transition per measurement.




IV Characteristics for Register Output (Measured value)





Package Dimensions

JEITA Package Code	RENESAS Code	Previous Code	MASS[Typ.]
P-TSSOP56-6.1x14-0.50	PTSP0056KA-A	TTP-56DAV	0.32g



NOTE)  
 1. DIMENSIONS\*\*1 (Nom)\*\*AND\*\*2\*  
 DO NOT INCLUDE MOLD FLASH.  
 2. DIMENSION\*\*3\*DOES NOT  
 INCLUDE TRIM OFFSET.

Reference Symbol	Dimension in Millimeters		
	Min	Nom	Max
D	—	14.0	14.2
E	—	6.10	—
A <sub>2</sub>	—	—	—
A <sub>1</sub>	0.08	0.13	0.18
A	—	—	1.20
b <sub>p</sub>	0.14	0.19	0.24
b <sub>1</sub>	—	—	—
c	0.10	0.15	0.20
c <sub>1</sub>	—	—	—
θ	0°	—	8°
H <sub>E</sub>	7.90	8.10	8.30
e	—	0.50	—
x	—	—	0.08
y	—	—	0.10
Z	—	—	0.65
L	0.4	0.5	0.6
L <sub>1</sub>	—	1.0	—

Not recommended for new design

**Keep safety first in your circuit designs!**

1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

**Notes regarding these materials**

1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
  2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
  3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.  
The information described here may contain technical inaccuracies or typographical errors.  
Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.  
Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (<http://www.renesas.com>).
  4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
  5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
  6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.
  7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.  
Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
  8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.
- 



**RENESAS SALES OFFICES**

<http://www.renesas.com>

Refer to "<http://www.renesas.com/en/network>" for the latest and detailed information.

**Renesas Technology America, Inc.**

450 Holger Way, San Jose, CA 95134-1368, U.S.A  
Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

**Renesas Technology Europe Limited**

Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.  
Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

**Renesas Technology (Shanghai) Co., Ltd.**

Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120  
Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7898

**Renesas Technology Hong Kong Ltd.**

7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong  
Tel: <852> 2265-6688, Fax: <852> 2730-6071

**Renesas Technology Taiwan Co., Ltd.**

10th Floor, No.99, Fushing North Road, Taipei, Taiwan  
Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

**Renesas Technology Singapore Pte. Ltd.**

1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632  
Tel: <65> 6213-0200, Fax: <65> 6278-8001

**Renesas Technology Korea Co., Ltd.**

Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea  
Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

**Renesas Technology Malaysia Sdn. Bhd**

Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jalan Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia  
Tel: <603> 7955-9390, Fax: <603> 7955-9510