

# HD74BC645A

## Octal Bus Transceivers With 3 State Outputs

REJ03D0291-0200Z  
 (Previous ADE-205-027 (Z))  
 Rev.2.00  
 Jul.16.2004

### Description

The HD74BC645A provides high drivability and operation equal to or better than high speed bipolar standard logic IC by using Bi-CMOS process. The device features low power dissipation that is about 1/5 of high speed bipolar logic IC. When the frequency is 10 MHz. The device has eight bus transceivers with three state outputs in a 20 pin package. Each device has an active low enable input ( $\overline{G}$ ) and a direction control input, DiR. When DiR is high, data flows from the A inputs to the B outputs. When DiR is low, data flows from the B inputs to the A outputs. When enable inputs ( $\overline{G}$ ) is high, disables both A and B ports by placing them in a high impedance.

### Features

- Input/Output are at high impedance state when power supply is off.
- Input pins can be open, when not used, owing to built in input pull up circuit.
- Input is TTL level.
- Wide operating temperature range  
 $T_a = -40$  to  $+85^\circ\text{C}$ .
- Ordering Information


Part Name	Package Type	Package Code	Package Abbreviation	Taping Abbreviation (Quantity)
HD74BC645AFPEL	SOP-20 pin (JEITA)	FP-20DAV	FP	EL (2,000 pcs/reel)

### Function Table

Control Inputs		Operation
$\overline{G}$	DIR	
L	L	B data to A bus
L	H	A data to B bus
H	X	Z

H : High level  
 L : Low level  
 X : Immaterial  
 Z : High impedance

**Pin Arrangement**



**Absolute Maximum Ratings**

Item	Symbol	Rating	Unit
Supply voltage	$V_{CC}$	-0.5 to +7.0	V
Input diode current	$I_{IK}$	$\pm 30$	mA
Input voltage	$V_{IN}$	-0.5 to +7.5	V
Output voltage	$V_{OUT}$	-0.5 to +7.5	V
Off state output voltage	$V_{OUT(off)}$	-0.5 to +5.5	V
Storage temperature	$T_{stg}$	-65 to +150	°C


Note: 1. The absolute maximum ratings are values which must not individually be exceeded, and furthermore, no two of which may be realized at the same time.

**Recommended Operating Conditions**

Item	Symbol	Min	Typ	Max	Unit
Supply voltage	$V_{CC}$	4.5	5.0	5.5	V
Input voltage	$V_{IN}$	0	—	$V_{CC}$	V
Output voltage	$V_{OUT}$	0	—	$V_{CC}$	V
Operating temperature	$T_{opr}$	-40	—	85	°C
Input rise/fall time*1	$t_r, t_f$	0	—	8	ns/V

Note: 1. This item guarantees maximum limit when one input switches.  
 Waveform: Refer to test circuit of switching characteristics.

Logic Diagram



Electrical Characteristics (Ta = -40 to +85°C)

Item	Symbol	V <sub>CC</sub> (V)	Min	Max	Unit	Test Conditions
Input voltage	V <sub>IH</sub>		2.0	—	V	
	V <sub>IL</sub>		—	0.8	V	
Output voltage	V <sub>OH</sub>	4.5	2.4	—	V	I <sub>OH</sub> = -3 mA
		4.5	2.0	—	V	I <sub>OH</sub> = -15 mA
	V <sub>OL</sub>	4.5	—	0.5	V	I <sub>OL</sub> = 48 mA
		4.5	—	0.55	V	I <sub>OL</sub> = 64 mA
Input diode voltage	V <sub>IK</sub>	4.5	—	-1.2	V	I <sub>IN</sub> = -18 mA
Input current	I <sub>I</sub>	5.5	—	-250	μA	V <sub>IN</sub> = 0 V
		5.5	—	100	μA	An or Bn, V <sub>IN</sub> = 5.5 V
		5.5	—	1.0	μA	DiR or G-bar, V <sub>IN</sub> = 5.5 V
		5.5	—	100	μA	DiR or G-bar, V <sub>IN</sub> = 7 V
Output short circuit current*1	I <sub>OS</sub>	5.5	-100	-225	mA	V <sub>O</sub> = 0 V, V <sub>IN</sub> = 0 or 5.5 V
Off state output current	I <sub>OZH</sub>	5.5	—	-100	μA	V <sub>O</sub> = 2.7 V
	I <sub>OZL</sub>	5.5	—	-250	μA	V <sub>O</sub> = 0.5 V
Supply current	I <sub>CC1</sub>	5.5	—	31.5	mA	V <sub>IN</sub> = 0 or 5.5 V All outputs is "L"
	I <sub>CC2</sub>	5.5	—	0.5	mA	V <sub>IN</sub> = 0 or 5.5 V All outputs is "H"
	I <sub>CC3</sub>	5.5	—	4.5	mA	V <sub>IN</sub> = 0 or 5.5 V All outputs is "Z"
	I <sub>CC4</sub> *2	5.5	—	1.5	mA	V <sub>IN</sub> = 3.4 or 0.5 V


Notes: 1. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

2. When input by the TTL level, it shows I<sub>CC</sub> increase at per one input pin.


Switching Characteristics ( $C_L = 50 \text{ pF}$ )

Item	Symbol	Ta = 25°C V <sub>CC</sub> = 5.0 V		Ta = -40 to +85°C V <sub>CC</sub> = 5.0 V ±10%		Unit	Test Conditions
		Min	Max	Min	Max		
Propagation delay time	t <sub>PLH</sub>	3.0	6.0	3.0	7.0	ns	An to Bn
	t <sub>PHL</sub>	3.0	6.0	3.0	7.0		
	t <sub>PLH</sub>	3.0	6.0	3.0	7.0	ns	Bn to An
	t <sub>PHL</sub>	3.0	6.0	3.0	7.0		
Output enable time	t <sub>ZH</sub>	3.0	9.0	3.0	11.0	ns	$\bar{G}$ to Bn
	t <sub>ZL</sub>	3.0	9.0	3.0	11.0		
	t <sub>ZH</sub>	3.0	9.0	3.0	11.0	ns	$\bar{G}$ to An
	t <sub>ZL</sub>	3.0	9.0	3.0	11.0		
Output disable time	t <sub>HZ</sub>	3.0	8.0	3.0	10.0	ns	$\bar{G}$ to Bn
	t <sub>LZ</sub>	3.0	8.0	3.0	10.0		
	t <sub>HZ</sub>	3.0	8.0	3.0	10.0	ns	$\bar{G}$ to An
	t <sub>LZ</sub>	3.0	8.0	3.0	10.0		
Input capacitance	C <sub>IN</sub>	3.0 (Typ)		—		pF	V <sub>IN</sub> = V <sub>CC</sub> or GND
Output capacitance	C <sub>I/O</sub>	15.0 (Typ)		—		pF	V <sub>I/O</sub> = V <sub>CC</sub> or GND


Test Circuit



Waveforms-1






Waveforms-2



- Notes:
1.  $t_r = 2.5 \text{ ns}$ ,  $t_f = 2.5 \text{ ns}$
  2. Input waveforms: PRR = 1 MHz, duty cycle 50%
  3. Waveform-A shows input conditions such that the output is "L" level when enable by the output control.
  4. Waveform-B shows input conditions such that the output is "H" level when enable by the output control.

Package Dimensions

As of January, 2003  
Unit: mm



\*Ni/Pd/Au plating

Package Code	FP-20DAV
JEDEC	—
JEITA	Conforms
Mass (reference value)	0.31 g