RENESAS

HD74LV1GT125A

Bus Buffer Gate with 3–state Output / CMOS Logic Level Shifter

REJ03D0123-0900 Rev.9.00 Mar 21, 2008

Description

The HD74LV1GT125A has a bus buffer gate with 3–state output in a 5 pin package. Output is disabled when the associated output enable (\overline{OE}) input is high. To ensure the high impedance state during power up or power down, \overline{OE} should be connected to V_{CC} through a pull-down resistor; the minimum value of the resistor is determined by the current sourcing capability of the driver. The input protection circuitry on this device allows over voltage tolerance on the input, allowing the device to be used as a logic–level translator from 3.0 V CMOS Logic to 5.0 V CMOS Logic or from 1.8 V CMOS logic to 3.0 V CMOS Logic while operating at the high-voltage power supply. Low voltage and high-speed operation is suitable for the battery powered products (e.g., notebook computers), and the low power consumption extends the battery life.


Features


- The basic gate function is lined up as Renesas uni logic series.
- Supplied on emboss taping for high-speed automatic mounting.
- TTL compatible input level.
 Supply voltage range : 3.0 to 5.5 V
 Operating temperature range : -40 to +85°C
- Logic-level translate function 3.0 V CMOS logic \rightarrow 5.0 V CMOS logic (@V_{CC} = 5.0 V) 1.8 V or 2.5 V CMOS logic \rightarrow 3.3 V CMOS logic (@V_{CC} = 3.3 V)
- All inputs V_{IH} (Max.) = 5.5 V (@V_{CC} = 0 V to 5.5 V) All outputs V_0 (Max.) = 5.5 V (@V_{CC} = 0 V, Output : Z)
- Output current $\pm 6 \text{ mA}$ (@V_{CC} = 3.0 V to 3.6 V), $\pm 12 \text{ mA}$ (@V_{CC} = 4.5 V to 5.5 V)
- All the logical input has hysteresis voltage for the slow transition.
- Ordering Information

Part Name	Package Type	Package Code (Previous Code)	Package Abbreviation	Taping Abbreviation (Quantity)
HD74LV1GT125ACME	CMPAK–5 pin	PTSP0005ZC-A (CMPAK-5V)	СМ	E (3000 pcs/reel)
HD74LV1GT125AVSE	VSON–5 pin	PUSN0005KA-A (TNP-5DV)	VS	E (3000 pcs/reel)

Note: Please consult the sales office for the above package availability.

Outline and Article Indication





Function Table

Inp	outs	Output Y
ŌĒ	А	Output 1
L	Н	Н
L	L	L
Н	Х	Z


H : High level

L : Low level

X : Immaterial

Z : High impedance

Pin Arrangement



Absolute Maximum Ratings

Item	Symbol	Ratings	Unit	Test Conditions
Supply voltage range	Vcc	-0.5 to 7.0	V	
Input voltage range *1	VI	-0.5 to 7.0	V	
Output voltage range *1, 2	M	-0.5 to V _{CC} + 0.5	V	Output : H or L
Output voltage lange	Vo	-0.5 to 7.0	V	V _{CC} : OFF or Output : Z
Input clamp current	l _{iK}	-20	mA	V1 < 0
Output clamp current	loк	±50	mA	$V_0 < 0$ or $V_0 > V_{CC}$
Continuous output current	lo	±25	mA	$V_0 = 0$ to V_{CC}
Continuous current through V _{CC} or GND	I _{CC} or I _{GND}	±50	mA	
Maximum power dissipation at Ta = 25° C (in still air) ^{*3}	Ρτ	200	mW	
Storage temperature	Tstg	-65 to 150	°C	

Notes: The absolute maximum ratings are values, which must not individually be exceeded, and furthermore no two of which may be realized at the same time.

1. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

- 2. This value is limited to 5.5 V maximum.
- 3. The maximum package power dissipation was calculated using a junction temperature of 150°C.

Recommended Operating Conditions

ltem	Symbol	Min	Max	Unit	Conditions
Supply voltage range	V _{CC}	3.0	5.5	V	
Input voltage range	VI	0	5.5	V	
Output voltage range	Vo	0	V _{CC}	V	
Output voltage range	vo	0	5.5	v	Output : Z
	1	—	6	mA	$V_{CC} = 3.0$ to 3.6 V
	I _{OH}	—	12	111A	V_{CC} = 4.5 to 5.5 V
Output current	1	—	-6	mA	$V_{CC} = 3.0$ to 3.6 V
	I _{OL}	—	-12	- MA	V_{CC} = 4.5 to 5.5 V
Input transition rise or fall rate	Δt / Δv	0	100	ns / V	$V_{CC} = 3.0$ to 3.6 V
	Δι / Δν	0	20	11S / V	V_{CC} = 4.5 to 5.5 V
Operating free-air temperature	Ta	-40	85	°C	

Note: Unused or floating inputs must be held high or low.

Electrical Characteristic

• $Ta = -40 \text{ to } 85^{\circ}C$

Item	Symbol	Vcc (V) *	Min	Тур	Max	Unit	Test condition
	VIH	3.0 to 3.6	1.5	—			
Input voltage	VIH	4.5 to 5.5	2.0	—		V	
input voltage	VIL	3.0 to 3.6	—	_	0.6	V	
	۷IL	4.5 to 5.5	—	—	0.8		
Hysteresis voltage	V _H	3.3	—	0.10	_	v	$V_{T}^{+} - V_{T}^{-}$
Trysteresis voltage	vн	5.0	—	0.15	_	v	
		Min to Max	V _{CC} -0.1	_	_		I _{OH} = -50 μA
	V _{OH}	3.0	2.48	_	_	- V - V	I _{ОН} = —6 mA
Output voltage		4.5	3.8	_	_		I _{OH} = -12 mA
Oulput voltage	V _{OL}	Min to Max	—	_	0.1		I _{OL} = 50 μA
		3.0	—	_	0.44		I _{OL} = 6 mA
		4.5	—	—	0.55		I _{OL} = 12 mA
Input current	I _{IN}	0 to 5.5	—	_	±1	μA	$V_{IN} = 5.5 V \text{ or GND}$
Off state output current	I _{OZ}	Min to Max	-	_	±5	μA	$V_0 = 5.5 V \text{ or GND}$
Quiescent supply current	I _{CC}	5.5	—	_	10	μA	$V_{IN} = V_{CC} \text{ or GND},$ $I_O = 0$
	ΔI_{CC}	5.5	—	_	1.5	mA	One input $V_{IN} = 3.4 V$, other input V_{CC} or GND
Output leakage current	I _{OFF}	0	—	_	5	μA	V_{IN} or $V_O = 0$ to 5.5 V
Input capacitance	CIN	5.0	_	3.0	_	pF	$V_{IN} = V_{CC}$ or GND

Note: For conditions shown as Min or Max, use the appropriate values under recommended operating conditions.

Switching Characteristics

• $V_{CC} = 3.3 \pm 0.3 V$

Item	Symbol		Ta = 25°C	;	Ta = -40) to 85°C	Unit	Test	FROM	то
nem	Symbol	Min	Тур	Max	Min	Max	Unit	Conditions	(Input)	(Output)
Propagation	t _{PLH}	—	4.5	9.0	1.0	10.5	200	C _L = 15 pF	А	v
delay time	t _{PHL}	—	6.0	11.5	1.0	13.0	ns	$C_L = 50 \text{ pF}$	A	I
Enable time	t _{ZH}	—	4.5	9.0	1.0	10.5	200	C _L = 15 pF	OE	v
	t _{ZL}	—	6.0	11.5	1.0	13.0	ns	$C_L = 50 \text{ pF}$	UE	I
Disable time	t _{HZ}	—	4.0	10.0	1.0	11.5	200	C _L = 15 pF	OE	v
	t _{LZ}	—	5.5	13.5	1.0	15.0	ns	$C_L = 50 \text{ pF}$	UE	I

• $V_{CC} = 5.0 \pm 0.5 V$


Item	Symbol	-	Ta = 25°C	;	Ta = -40) to 85°C	Unit	Test	FROM	то
item	Symbol	Min	Тур	Max	Min	Max	Unit	Conditions	(Input)	(Output)
Propagation	t _{PLH}	—	3.4	5.5	1.0	6.5	ns	$C_L = 15 \text{ pF}$	А	v
delay time	t _{PHL}	—	4.3	7.5	1.0	8.5	115	$C_L = 50 \text{ pF}$	~	1
Enable time	t _{ZH}	_	3.4	5.1	1.0	6.0	ns	C _L = 15 pF	OE	v
	t _{ZL}	_	4.4	7.1	1.0	8.0	115	$C_L = 50 \text{ pF}$	UE	I
Disable time	t _{HZ}	_	3.2	6.8	1.0	8.0	ns	C _L = 15 pF	OE	v
	t _{LZ}	_	4.0	8.8	1.0	10.0	115	$C_L = 50 \text{ pF}$		ſ

Operating Characteristics


• $C_L = 50 \text{ pF}$

ltem	Symbol	V _{cc} (V)	Ta = 25°C			Unit	Test Conditions
nem	Symbol	VCC (V)	Min	Тур	Max	Unit	
Power dissipation capacitance	C _{PD}	5.0	_	11.5	_	pF	f = 10 MHz


Test Circuit




Waveforms



Package Dimensions





RENESAS

RenesasTechnology Corp. sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

- Benesas lechnology Corp. sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan
 Pines
 This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for their use. Renesas neither makes warranties or representations with respect to the accuracy or completeness of the information in this document.
 But not infinited to, product data. diagrams, charts, programs, algorithms, and application scuch as the development of weapons of mass and regulations, and proceedures required by such laws and regulation.
 All information in this document, included in this document for the purpose of military application scuch as the development of weapons of mass and regulations, and proceedures required by such laws and regulations.
 All information included in this document such as product data, diagrams, charts, programs, algorithms, and application carcuit examples, is current as of the date this document, when exporting the products or the technology described herein, you should follow the applicable export control laws and regulations.
 Renesas has used reasonable care in compiling the information in this document, but Renesas assumes no liability whatsoever for any damages incurred as a set exception of protein ting from the date this document. Dut Renesas asproaces for description and the date dispersively and the information in this document. Dut Renesas assumes no liability whatsoever for any damages incurred as a set evention of the set of t



RENESAS SALES OFFICES

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

Renesas Technology America, Inc.

450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K. Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology (Shanghai) Co., Ltd. Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120 Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7858/7898

Renesas Technology Hong Kong Ltd. 7th Floor, North Tower, World Finance Centre, Harbour City, Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2377-3473

Renesas Technology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 3518-3399

Renesas Technology Singapore Pte. Ltd.

1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001

Renesas Technology Korea Co., Ltd. Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

Renesas Technology Malaysia Sdn. Bhd Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: <603> 7955-9390, Fax: <603> 7955-9510

http://www.renesas.com