# HEF40373B

# Octal transparent latch with 3-state outputs Rev. 4 — 29 June 2018

**Product data sheet** 

#### 1 **General description**

The HEF40373B is an 8-bit transparent latch with 3-state buffered outputs. The output stages have high current output capability suitable for driving highly capacitive loads. The latch outputs follow the data inputs when the latch enable (E) is HIGH. When E is LOW, the data that meets the set-up times is latched. The 3-state outputs are controlled by the output enable input EO. A HIGH on EO causes the outputs to assume a high impedance OFF-state. The device features hysteresis on the E input to improve noise rejection. Schmitt-trigger action in the E input makes the circuit highly tolerant to slower input rise and fall times.

#### **Features and benefits**

- Octal bus interface
- · 3-state buffers
- Fully static operation
- 5 V, 10 V, and 15 V parametric ratings
- · Standardized symmetrical output characteristics
- Specified from -40 °C to +85 °C


#### **Ordering information** 3

**Table 1. Ordering information** 

Type number	Package						
	Temperature range	Name	Description	Version			
HEF40373BT	-40 °C to +85 °C		plastic small outline package; 20 leads; body width 7.5 mm	SOT163-1			




# 4 Functional diagram



Octal transparent latch with 3-state outputs

# 5 Pinning information

## 5.1 Pinning



# 5.2 Pin description

Table 2. Pin description

Symbol	Pin	Description
EO	1	output enable input (active low)
Е	11	latch enable input
D0, D1, D2, D3, D4, D5, D6, D7	3, 4, 7, 8, 13, 14, 17, 18	data inputs
O0, O1, O2, O3, O4, O5, O6, O7	2, 5, 6, 9, 12, 15, 16, 19	data outputs
V <sub>SS</sub>	10	ground supply voltage
$V_{DD}$	20	supply voltage

Octal transparent latch with 3-state outputs

# 6 Functional description

Table 3. Function table <sup>[1]</sup>

Operating mode	Inputs				Outputs
	EO	E	Dn	latches	On
enable and read register (transparent mode)	L	Н	L	L	L
	L	Н	Н	Н	Н
latch and read register	L	$\downarrow$	I	L	L
	L	↓	h	Н	Н
Hold	L	L	X	NC	NC
Latch register and disable outputs	Н	L	X	NC	Z
	Н	Н	nDn	nDn	Z

<sup>[1]</sup> H = HIGH voltage level;

# 7 Limiting values

#### Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
$V_{DD}$	supply voltage		-0.5	+18	V
VI	input voltage		-0.5	V <sub>DD</sub> + 0.5	V
I <sub>DD</sub>	supply current		-	±100	mA
I <sub>IK</sub>	input clamping current		-	±10	mA
I <sub>OK</sub>	output clamping current		-	±25	mA
T <sub>stg</sub>	storage temperature		-65	+150	°C
T <sub>amb</sub>	ambient temperature		-40	+85	°C
P <sub>tot</sub>	total power dissipation	T <sub>amb</sub> = -40 °C to +85 °C			
		SO20 package [1]	-	500	mW
Р	power dissipation	per output	-	100	mW

<sup>[1]</sup> For SO20 package: Ptot derates linearly with 8 mW/K above 70 °C.

L = LOW voltage level;

<sup>↓ =</sup> HIGH-to-LOW E transition;

h = HIGH voltage level one set-up time prior to the HIGH-to-LOW E transition;

I = LOW voltage level one set-up time prior to the HIGH-to-LOW E transition;

X = don't care;

NC = No change;

Z = high-impedance OFF-state.

# 8 Recommended operating conditions

#### Table 5. Operating conditions

Symbol	Parameter	Conditions	Min	Max	Unit
$V_{DD}$	supply voltage	referenced to V <sub>SS</sub> (usually ground)	3	15	V
VI	input voltage		0	$V_{DD}$	V
T <sub>amb</sub>	ambient temperature	in free air	-40	+85	°C
Δt/ΔV	input transition rise and fall rate	V <sub>DD</sub> = 5 V	-	3.75	µs/V
		V <sub>DD</sub> = 10 V	-	0.5	µs/V
		V <sub>DD</sub> = 15 V	-	0.08	μs/V

### 9 Static characteristics

#### **Table 6. Static characteristics**

 $V_{SS} = 0 \ V$ ;  $V_I = V_{SS} \ or \ V_{DD} \ unless \ otherwise \ specified.$ 

Symbol	Parameter	Conditions		T <sub>amb</sub> =	-40 °C	Ta	<sub>mb</sub> = 25	°C	T <sub>amb</sub> =	85 °C	Unit
			$V_{DD}$	Min	Max	Min	Тур	Max	Min	Max	
$V_{IH}$	HIGH-level	I <sub>O</sub>   < 1 μA									
	input voltage	V <sub>O</sub> = 0.5 V or 4.5 V	5 V	3.5	-	3.5	-	-	3.5	-	V
		V <sub>O</sub> = 1.0 V or 9.0 V	10 V	7.0	-	7.0	-	-	7.0	-	V
		V <sub>O</sub> = 1.5 V or 13.5 V	15 V	11.0	-	11.0	-	-	11.0	-	V
$V_{IL}$	LOW-level input voltage	I <sub>O</sub>   < 1 μA									
		V <sub>O</sub> = 0.5 V or 4.5 V	5 V	-	1.5	-	-	1.5	-	1.5	V
		V <sub>O</sub> = 1.0 V or 9.0 V	10 V	-	3.0	-	-	3.0	-	3.0	V
		V <sub>O</sub> = 1.5 V or 13.5 V	15 V	-	4.0	-	-	4.0	-	4.0	V
V <sub>OH</sub>	HIGH-level output voltage	I <sub>O</sub>   < 1 μA	5 V	4.95	-	4.95	-	-	4.95	-	V
			10 V	9.95	-	9.95	-	-	9.95	-	V
			15 V	14.95	-	14.95	-	-	14.95	-	V
V <sub>OL</sub>	LOW-level	I <sub>O</sub>   < 1 μA	5 V	-	0.05	-	-	0.05	-	0.05	V
	output voltage		10 V	-	0.05	-	-	0.05	-	0.05	V
			15 V	-	0.05	-	-	0.05	-	0.05	V
I <sub>OH</sub>	HIGH-level output current	see Figure 7 and Figure 8.									
		V <sub>OH</sub> = 3.6 V	5 V	-9.3	-	-10	-24	-	-10.7	-	mA
		V <sub>OH</sub> = 4.6 V	5 V	-0.75	-	-0.6	-1.2	-	-0.45	-	mA
		V <sub>OH</sub> = 8.4 V	10 V	-14.4	-	-15	-46	-	-15	-	mA
		V <sub>OH</sub> = 9.5 V	10 V	-1.85	-	-1.5	-3.0	-	-1.1	-	mA
		V <sub>OH</sub> = 13.2 V	15 V	-19.5	-	-20	-62	-	-19.8	-	mA
		V <sub>OH</sub> = 13.5 V	15 V	-14.5	-	-15	-50	-	-15.5	-	mA

### Octal transparent latch with 3-state outputs

Symbol	Parameter	Conditions $T_{amb} = -40  ^{\circ}\text{C}$		-40 °C	Ta	<sub>mb</sub> = 25	°C	T <sub>amb</sub> = 85 °C		Unit	
			$V_{DD}$	Min	Max	Min	Тур	Max	Min	Max	
I <sub>OL</sub>	LOW-level	V <sub>OL</sub> = 0.4 V	5 V	2.9	-	2.3	5.4	-	1.75	-	mA
	output current	V <sub>OL</sub> = 0.5 V	10 V	9.5	-	7.6	17	-	5.5	-	mA
		V <sub>OL</sub> = 1.5 V	15 V	30.0	-	25	45	-	19.0	-	mA
I <sub>I</sub>	input leakage current	[1]	15 V	-	±0.3	-	-	±0.3	-	±1.0	μΑ
I <sub>OZ</sub>	OFF-state output current	$V_O = V_{DD}$	15 V	-	1.6	-	-	1.6	-	12.0	μΑ
		V <sub>O</sub> = V <sub>SS</sub>	15 V	-	-1.6	-	-	-1.6	-	-12.0	μΑ
I <sub>DD</sub>	supply current	oly current I <sub>O</sub> = 0 A	5 V	-	20.0	-	-	20.0	-	150	μΑ
			10 V	-	40.0	-	-	40.0	-	300	μA
			15 V	-	80.0	-	-	80.0	-	600	μΑ
$V_{H}$	hysteresis	E input	5 V	-	-	-	220	-	-	-	mV
	voltage		10 V	-	-	-	250	-	-	-	mV
			15 V	-	-	-	320	-	-	-	mV
Cı	input capacitance			-	-	-	7.5	-	-	-	pF

<sup>[1]</sup> Unused inputs must be connected to  $V_{DD},\,V_{SS}$  or another input.

# 10 Dynamic characteristics

**Table 7. Dynamic characteristics** 

 $V_{SS} = 0 \text{ V}$ ;  $T_{amb} = 25 \text{ °C}$ ; unless otherwise specified; for waveform and test circuit, see Figure 13.

Symbol	Parameter	Conditions	Extrapolation formula	Min	Тур	Max	Unit
t <sub>PHL</sub>	HIGH to LOW	E to On; see Figure 9. [1]					
	propagation delay	V <sub>DD</sub> = 5 V	138 ns + (0.24 ns/pF)C <sub>L</sub>	-	150	300	ns
		V <sub>DD</sub> = 10 V	59 ns + (0.01 ns/pF)C <sub>L</sub>	-	60	120	ns
		V <sub>DD</sub> = 15 V	36 ns + (0.07 ns/pF)C <sub>L</sub>	-	40	80	ns
-1 L11	LOW to HIGH	E to On; see Figure 9. [1]					
	propagation delay	V <sub>DD</sub> = 5 V	122 ns + (0.06 ns/pF)C <sub>L</sub>	-	125	250	ns
		V <sub>DD</sub> = 10 V	48 ns + (0.03 ns/pF)C <sub>L</sub>	-	50	100	ns
		V <sub>DD</sub> = 15 V	39 ns + (0.02 ns/pF)C <sub>L</sub>	-	40	60	ns
t <sub>PZH</sub>	OFF-state to HIGH	EO to On; see Figure 11.					
	propagation delay	V <sub>DD</sub> = 5 V		-	65	130	ns
		V <sub>DD</sub> = 10 V		-	30	60	ns
		V <sub>DD</sub> = 15 V		-	25	50	ns
t <sub>PZL</sub>	OFF-state to LOW	EO to On; see Figure 11.					
	propagation delay	V <sub>DD</sub> = 5 V		-	85	170	ns
		V <sub>DD</sub> = 10 V		-	35	70	ns
		V <sub>DD</sub> = 15 V		-	25	50	ns

### Octal transparent latch with 3-state outputs

Symbol	Parameter	Conditions	Extrapolation formula	Min	Тур	Max	Unit
t <sub>PHZ</sub>	HIGH to OFF-state	EO to On; see Figure 11.					
	propagation delay	V <sub>DD</sub> = 5 V		-	65	130	ns
		V <sub>DD</sub> = 10 V		-	30	60	ns
		V <sub>DD</sub> = 15 V		-	25	50	ns
t <sub>PLZ</sub>	LOW to OFF-state	EO to On; see Figure 11.					
	propagation delay	V <sub>DD</sub> = 5 V		-	75	150	ns
		V <sub>DD</sub> = 10 V		-	40	80	ns
		V <sub>DD</sub> = 15 V		-	30	60	ns
t <sub>THL</sub>	THL HIGH to LOW output transition time	On; see Figure 9 and Figure 10.					
		V <sub>DD</sub> = 5 V		-	40	80	ns
		V <sub>DD</sub> = 10 V		-	20	40	ns
		V <sub>DD</sub> = 15 V		-	15	30	ns
	LOW to HIGH output transition time	On; see Figure 9 and Figure 10.					
		V <sub>DD</sub> = 5 V		-	30	60	ns
		V <sub>DD</sub> = 10 V		-	20	40	ns
		V <sub>DD</sub> = 15 V		-	15	30	ns
t <sub>su</sub>	set-up time	Dn to E; see Figure 12.					
		V <sub>DD</sub> = 5 V		15	7	-	ns
		V <sub>DD</sub> = 10 V		10	5	-	ns
		V <sub>DD</sub> = 15 V		10	5	-	ns
t <sub>h</sub>	hold time	Dn to E; see Figure 12.					
		V <sub>DD</sub> = 5 V		25	15	-	ns
		V <sub>DD</sub> = 10 V		15	4	-	ns
		V <sub>DD</sub> = 15 V		10	3	-	ns
t <sub>W</sub>	pulse width	E; LOW; see Figure 13.					
		V <sub>DD</sub> = 5 V		60	30	-	ns
		V <sub>DD</sub> = 10 V		30	15	-	ns
		V <sub>DD</sub> = 15 V		20	10	-	ns


[1] The typical values of the propagation delay are calculated from the extrapolation formulas shown ( $C_L$  in pF).

Table 8. Dynamic power dissipation

Symbol	Parameter	$V_{DD}$	Typical formula	where:
$P_D$	dynamic power	5 V	$P_D = 3325 \times f_i + \Sigma (f_0 \times C_L) \times V_{DD}^2 (\mu W)$	f <sub>i</sub> = input frequency in MHz;
	dissipation	ssipation 10 V	$P_D = 14200 \times f_i + \Sigma (f_0 \times C_L) \times V_{DD}^2 (\mu W)$	f <sub>o</sub> = output frequency in MHz; C <sub>L</sub> = output load capacitance in pF;
		15 V	$P_D = 37425 \times f_i + \Sigma (f_0 \times C_L) \times V_{DD}^2 (\mu W)$	$\Sigma(f_0 \times C_L)$ = sum of the outputs; $V_{DD}$ = supply voltage in V.

Octal transparent latch with 3-state outputs

#### 10.1 Waveforms and test circuit



- (1) P-channel MOS transistor conducting.
- (2) P-channel MOS transistor and bipolar n-p-n transistor conducting.

Figure 7. Typical output source current characteristic.





Figure 8. Schematic diagram of output stage.





Measurement points are given in Table 9.

Logic levels:  $V_{OL}$  and  $V_{OH}$  are typical output voltage levels that occur with the output load.

Figure 9. Input to output propagation delays and output transition time.

#### Octal transparent latch with 3-state outputs






Logic levels:  $V_{OL}$  and  $V_{OH}$  are typical output voltage levels that occur with the output load.

Figure 11. 3-state enable and disable times

#### Octal transparent latch with 3-state outputs




Measurement points are given in Table 9.

Figure 12. Data set-up and hold times for Dn input to E input

Table 9. Measurement points

Supply voltage	Input	Output					
$V_{DD}$	V <sub>M</sub>	V <sub>M</sub>	V <sub>X</sub>	V <sub>Y</sub>			
5 V to 15 V	0.5V <sub>DD</sub>	0.5V <sub>DD</sub>	$V_{OL}$ + 0.1 $V_{DD}$	V <sub>OH</sub> - 0.1V <sub>DD</sub>			



Test and measurement data is given in Table 10.

Definitions test circuit:

R<sub>L</sub> = Load resistance.

 $R_T$  = Termination resistance should be equal to output impedance  $Z_0$  of the pulse generator.


 $C_L$  = Load capacitance including jig and probe capacitance.

Figure 13. Test circuit for measuring switching times

Table 10. Test data

Supply	Input		Load V		V <sub>EXT</sub>		
voltage	VI	t <sub>r</sub> , t <sub>f</sub>	CL	R <sub>L</sub>	t <sub>PLH</sub> , t <sub>PHL</sub>	t <sub>PHZ</sub> , t <sub>PZH</sub>	t <sub>PLZ</sub> , t <sub>PZL</sub>
5 V to 15 V	$V_{DD}$	≤ 20 ns	50 pF	1 kΩ	open	V <sub>SS</sub>	$V_{DD}$

# 11 Package outline



#### Note

1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.

OUTLINE VERSION	REFERENCES				EUROPEAN	ISSUE DATE
	IEC	JEDEC	JEITA		PROJECTION	133UE DATE
SOT163-1	075E04	MS-013				<del>99-12-27</del> 03-02-19

Figure 14. Package outline SOT163-1 (SO20)

HEF40373B

All information provided in this document is subject to legal disclaimers.

© Nexperia B.V. 2018. All rights reserved

### Octal transparent latch with 3-state outputs

### 12 Abbreviations

#### **Table 11. Abbreviations**

Acronym	Description
DUT	Device Under Test

# 13 Revision history

#### Table 12. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
HEF40373B v.4	20180629	Product data sheet	-	HEF40373B v.3
Modifications:	<ul> <li>The format of this data sheet has been redesigned to comply with the identity guidelines of Nexperia.</li> <li>Legal texts have been adapted to the new company name where appropriate.</li> </ul>			
HEF40373B v.3	19950101	Product specification	-	HEF40373B v.2
HEF40373B v.2	19950101	Product specification	-	-

## 14 Legal information

#### 14.1 Data sheet status

Document status <sup>[1][2]</sup>	Product status <sup>[3]</sup>	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- Please consult the most recently issued document before initiating or completing a design.
- The term 'short data sheet' is explained in section "Definitions". [2] [3]
- The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nexperia.com.

#### 14.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet.

#### 14.3 Disclaimers

Limited warranty and liability - Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia. In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of Nexperia.

Right to make changes — Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — Nexperia products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an Nexperia product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the Nexperia product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products. Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). Nexperia does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nexperia.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of Nexperia products by

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

All information provided in this document is subject to legal disclaimers.

© Nexperia B.V. 2018. All rights reserved.

### Octal transparent latch with 3-state outputs

Non-automotive qualified products — Unless this data sheet expressly states that this specific Nexperia product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. Nexperia accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications. In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without Nexperia's warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond Nexperia's specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies Nexperia for any liability, damages or failed product claims resulting from customer

design and use of the product for automotive applications beyond Nexperia's standard warranty and Nexperia's product specifications.

**Translations** — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

#### 14.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

### **Contents**

1	General description	1
2	Features and benefits	
3	Ordering information	1
4	Functional diagram	
5	Pinning information	
5.1	Pinning	3
5.2	Pin description	3
6	Functional description	
7	Limiting values	
3	Recommended operating conditions	5
9	Static characteristics	
10	Dynamic characteristics	6
10.1	Waveforms and test circuit	
11	Package outline	11
12	Abbreviations	
13	Revision history	12
14	Legal information	

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.