

HFD2N65F / HFU2N65F

600V N-Channel MOSFET

FEATURES

- ☐ Original New Design
- ☐ Superior Avalanche Rugged Technology
- ☐ Robust Gate Oxide Technology
- ☐ Very Low Intrinsic Capacitances
- ☐ Excellent Switching Characteristics
- ☐ Unrivalled Gate Charge : 6.5 nC (Typ.)
- ☐ Extended Safe Operating Area
- ☐ Lower $R_{DS(ON)}$: 4.0 Ω (Typ.) @ $V_{GS}=10V$
- ☐ 100% Avalanche Tested

$$BV_{DSS} = 650 \text{ V}$$

$$R_{DS(on) \text{ typ}} = 4 \Omega$$

$$I_D = 2 \text{ A}$$

D-PAK




HFD2N65F

I-PAK



HFU2N65F

1.Gate 2. Drain 3. Source



Absolute Maximum Ratings $T_C=25^\circ\text{C}$ unless otherwise specified

Symbol	Parameter	Value	Units
V_{DSS}	Drain-Source Voltage	650	V
I_D	Drain Current – Continuous ($T_C = 25^\circ\text{C}$)	2	A
	Drain Current – Continuous ($T_C = 100^\circ\text{C}$)	1.3	A
I_{DM}	Drain Current – Pulsed (Note 1)	8	A
V_{GS}	Gate-Source Voltage	± 30	V
E_{AS}	Single Pulsed Avalanche Energy (Note 2)	110	mJ
I_{AR}	Avalanche Current (Note 1)	2	A
E_{AR}	Repetitive Avalanche Energy (Note 1)	4.2	mJ
P_D	Power Dissipation ($T_A = 25^\circ\text{C}$)	2.5	W
	Power Dissipation ($T_C = 25^\circ\text{C}$)	42	W
	- Derate above 25°C	0.34	W/ $^\circ\text{C}$
T_J, T_{STG}	Operating and Storage Temperature Range	-55 to +150	$^\circ\text{C}$
T_L	Maximum lead temperature for soldering purposes, 1/8" from case for 5 seconds	300	$^\circ\text{C}$

Thermal Resistance Characteristics

Symbol	Parameter	Typ.	Max.	Units
$R_{\theta JC}$	Junction-to-Case	--	2.98	$^\circ\text{C/W}$
$R_{\theta JA}$	Junction-to-Ambient*	--	50	
$R_{\theta JA}$	Junction-to-Ambient	--	110	

* When mounted on the minimum pad size recommended (PCB Mount)

Electrical Characteristics $T_J=25\text{ }^{\circ}\text{C}$ unless otherwise specified

Symbol	Parameter	Test Conditions	Min	Typ	Max	Units
On Characteristics						
V _{GS}	Gate Threshold Voltage	V _{DS} = V _{GS} , I _D = 250 μA	2.0	--	4.0	V
R _{DS(ON)}	Static Drain-Source On-Resistance	V _{GS} = 10 V, I _D = 1 A	--	4.0	5.0	Ω
Off Characteristics						
BV _{DSS}	Drain-Source Breakdown Voltage	V _{GS} = 0 V, I _D = 250 μA	650	--	--	V
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} = 650 V, V _{GS} = 0 V	--	--	10	μA
		V _{DS} = 520 V, T _C = 125 °C	--	--	100	μA
I _{GSS}	Gate-Body Leakage Current	V _{GS} = ±30 V, V _{DS} = 0 V	--	--	±100	nA
Dynamic Characteristics						
C _{iss}	Input Capacitance	V _{DS} = 25 V, V _{GS} = 0 V, f = 1.0 MHz	--	290	--	pF
C _{oss}	Output Capacitance		--	37	--	pF
C _{rss}	Reverse Transfer Capacitance		--	4.5	--	pF
Switching Characteristics						
t _{d(on)}	Turn-On Time	V _{DS} = 325 V, I _D = 2 A, R _G = 25 Ω (Note 4,5)	--	16	--	ns
t _r	Turn-On Rise Time		--	17	--	ns
t _{d(off)}	Turn-Off Delay Time		--	28	--	ns
t _f	Turn-Off Fall Time		--	20	--	ns
Q _g	Total Gate Charge	V _{DS} = 520 V, I _D = 2 A, V _{GS} = 10 V (Note 4,5)	--	6.5	--	nC
Q _{gs}	Gate-Source Charge		--	1.5	--	nC
Q _{gd}	Gate-Drain Charge		--	2.2	--	nC
Source-Drain Diode Maximum Ratings and Characteristics						
I _S	Continuous Source-Drain Diode Forward Current		--	--	2	A
I _{SM}	Pulsed Source-Drain Diode Forward Current		--	--	8	
V _{SD}	Source-Drain Diode Forward Voltage	I _S = 2 A, V _{GS} = 0 V	--	--	1.4	V
trr	Reverse Recovery Time	I _S = 2 A, V _{GS} = 0 V di _F /dt = 100 A/μs (Note 4)	--	200	--	ns
Qrr	Reverse Recovery Charge		--	0.7	--	μC

Notes ;

1. Repetitive Rating : Pulse width limited by maximum junction temperature
2. $L=50\text{mH}$, $I_{AS}=2.0\text{A}$, $V_{DD}=50\text{V}$, $R_G=25\Omega$, Starting $T_J=25^{\circ}\text{C}$
3. $I_{SD}\leq 2.0\text{A}$, $di/dt\leq 200\text{A}/\mu\text{s}$, $V_{DD}\leq BV_{DSS}$, Starting $T_J=25\text{ }^{\circ}\text{C}$
4. Pulse Test : Pulse Width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$
5. Essentially Independent of Operating Temperature

Typical Characteristics




Figure 1. On Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On Resistance Variation vs Drain Current and Gate Voltage




Figure 4. Body Diode Forward Voltage Variation with Source Current and Temperature




Figure 5. Capacitance Characteristics




Figure 6. Gate Charge Characteristics

Typical Characteristics (continued)




Figure 7. Breakdown Voltage Variation vs Temperature




Figure 8. On-Resistance Variation vs Temperature




Figure 9. Maximum Safe Operating Area




Figure 10. Maximum Drain Current vs Case Temperature




Figure 11. Transient Thermal Response Curve

Fig 12. Gate Charge Test Circuit & Waveform





Fig 13. Resistive Switching Test Circuit & Waveforms





Fig 14. Unclamped Inductive Switching Test Circuit & Waveforms







Fig 15. Peak Diode Recovery dv/dt Test Circuit & Waveforms



Package Dimension

D-PAK
(TO-252)



Package Dimension

I-PAK
(TO-251)

