


## HGC5615 10-BIT DIGITAL-TO-ANALOG CONVERTERS

- 10-Bit CMOS Voltage Output DAC in an 8-Terminal Package
- 5-V Single Supply Operation
- 3-Wire Serial Interface
- High-Impedance Reference Inputs
- Voltage Output Range . . . 2 Times the Reference Input Voltage
- Internal Power-On Reset
- Low Power Consumption . . . 1.75 mW Max
- Update Rate of 1.21 MHz
- Settling Time to 0.5 LSB . . . 12.5  $\mu$ s Typ
- Monotonic Over Temperature
- Pin Compatible With the Maxim MAX515

### applications

- Battery-Powered Test Instruments
- Digital Offset and Gain Adjustment
- Battery Operated/Remote Industrial Controls
- Machine and Motion Control Devices
- Cellular Telephones



### ORDERING INFORMATION

DEVICE	Package Type	MARKING	Packing	Packing Qty
HGC5615IN	DIP8L	C5615I	TUBE	2000pcs/box
HGC5615CN	DIP8L	C5615C	TUBE	2000pcs/box
HGC5615IM/TR	SOP8L	C5615I	REEL	2500pcs/reel
HGC5615CM/TR	SOP8L	C5615C	REEL	2500pcs/reel


### description

The HGC5615 is a 10-bit voltage output digital-to-analog converter (DAC) with a buffered reference input (high impedance). The DAC has an output voltage range that is two times the reference voltage, and the DAC is monotonic. The device is simple to use, running from a single supply of 5 V. A power-on-reset function is incorporated to ensure repeatable start-up conditions.

Digital control of the HGC5615 is over a three-wire serial bus that is CMOS compatible and easily interfaced to industry standard microprocessor and microcontroller devices. The device receives a 16-bit data word to produce the analog output. The digital inputs feature Schmitt triggers for high noise immunity. Digital communication protocols include the SPI<sup>™</sup>, QSPI<sup>™</sup>, and Microwire<sup>™</sup> standards.

The 8-terminal small-outline D package allows digital control of analog functions in space-critical applications. The HGC5615C is characterized for operation from 0°C to 70°C. The HGC5615I is characterized for operation from -40°C to 85°C.

**functional block diagram**



**Terminal Functions**

TERMINAL NAME	NO.	I/O	DESCRIPTION
DIN	1	I	Serial data input
SCLK	2	I	Serial clock input
$\overline{CS}$	3	I	Chip select, active low
DOUT	4	O	Serial data output for daisy chaining
AGND	5		Analog ground
REFIN	6	I	Reference input
OUT	7	O	DAC analog voltage output
$V_{DD}$	8		Positive power supply

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†**

Supply voltage ( $V_{DD}$ to AGND)	7 V
Digital input voltage range to AGND	-0.3 V to $V_{DD} + 0.3$ V
Reference input voltage range to AGND	-0.3 V to $V_{DD} + 0.3$ V
Output voltage at OUT from external source	$V_{DD} + 0.3$ V
Continuous current at any terminal	±20 mA
Operating free-air temperature range, $T_A$ : HGC5615C	0°C to 70°C
HGC5615I	-40°C to 85°C
Storage temperature range, $T_{stg}$	-65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

**recommended operating conditions**

		MIN	NOM	MAX	UNIT
Supply voltage, $V_{DD}$		4.5	5	5.5	V
High-level digital input voltage, $V_{IH}$		2.4			V
Low-level digital input voltage, $V_{IL}$				0.8	V
Reference voltage, $V_{ref}$ to REFIN terminal		2	2.048	$V_{DD}-2$	V
Load resistance, $R_L$		2			k $\Omega$
Operating free-air temperature, $T_A$	HGC5615C	0		70	$^{\circ}\text{C}$
	HGC5615I	-40		85	$^{\circ}\text{C}$

**electrical characteristics over recommended operating free-air temperature range,  $V_{DD} = 5\text{ V} \pm 5\%$ ,  $V_{ref} = 2.048\text{ V}$  (unless otherwise noted)**

**static DAC specifications**

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
Resolution			10			bits
Integral nonlinearity, end point adjusted (INL)		$V_{ref} = 2.048\text{ V}$ , See Note 1			$\pm 1$	LSB
Differential nonlinearity (DNL)		$V_{ref} = 2.048\text{ V}$ , See Note 2		$\pm 0.1$	$\pm 0.5$	LSB
EZS	Zero-scale error (offset error at zero scale)	$V_{ref} = 2.048\text{ V}$ , See Note 3			$\pm 3$	LSB
Zero-scale-error temperature coefficient		$V_{ref} = 2.048\text{ V}$ , See Note 4		3		ppm/ $^{\circ}\text{C}$
EG	Gain error	$V_{ref} = 2.048\text{ V}$ , See Note 5			$\pm 3$	LSB
Gain-error temperature coefficient		$V_{ref} = 2.048\text{ V}$ , See Note 6		1		ppm/ $^{\circ}\text{C}$
PSRR	Power-supply rejection ratio	Zero scale	See Notes 7 and 8	80		dB
		Gain		80		
Analog full scale output		$R_L = 100\text{ k}\Omega$	$2V_{ref}(1023/1024)$			V

- NOTES:
- The relative accuracy or integral nonlinearity (INL), sometimes referred to as linearity error, is the maximum deviation of the output from the line between zero and full scale excluding the effects of zero code and full-scale errors (see text).
  - The differential nonlinearity (DNL), sometimes referred to as differential error, is the difference between the measured and ideal 1 LSB amplitude change of any two adjacent codes. Monotonic means the output voltage changes in the same direction (or remains constant) as a change in the digital input code.
  - Zero-scale error is the deviation from zero-voltage output when the digital input code is zero (see text).
  - Zero-scale-error temperature coefficient is given by:  $E_{ZS\text{ TC}} = [E_{ZS}(T_{max}) - E_{ZS}(T_{min})]/V_{ref} \times 10^6/(T_{max} - T_{min})$ .
  - Gain error is the deviation from the ideal output ( $V_{ref} - 1\text{ LSB}$ ) with an output load of 10 k $\Omega$  excluding the effects of the zero-scale error.
  - Gain temperature coefficient is given by:  $E_{G\text{ TC}} = [E_G(T_{max}) - E_G(T_{min})]/V_{ref} \times 10^6/(T_{max} - T_{min})$ .
  - Zero-scale-error rejection ratio (EZS-RR) is measured by varying the  $V_{DD}$  from 4.5 V to 5.5 V dc and measuring the proportion of this signal imposed on the zero-code output voltage.
  - Gain-error rejection ratio (EG-RR) is measured by varying the  $V_{DD}$  from 4.5 V to 5.5 V dc and measuring the proportion of this signal imposed on the full-scale output voltage after subtracting the zero-scale change.

**voltage output (OUT)**

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_O$	Voltage output range	$R_L = 10\text{ k}\Omega$	0		$V_{DD}-0.4$	V
Output load regulation accuracy		$V_O(\text{OUT}) = 2\text{ V}$ , $R_L = 2\text{ k}\Omega$			0.5	LSB
$I_{OSC}$	Output short circuit current	OUT to $V_{DD}$ or AGND		20		mA
$V_{OL}(\text{low})$	Output voltage, low-level	$I_O(\text{OUT}) \leq 5\text{ mA}$			0.25	V
$V_{OH}(\text{high})$	Output voltage, high-level	$I_O(\text{OUT}) \leq -5\text{ mA}$	4.75			V

electrical characteristics over recommended operating free-air temperature range,  $V_{DD} = 5\text{ V} \pm 5\%$ ,  $V_{ref} = 2.048\text{ V}$  (unless otherwise noted) (continued)

**reference input (REFIN)**

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_I$ Input voltage		0		$V_{DD}-2$	V
$r_i$ Input resistance		10			M $\Omega$
$C_i$ Input capacitance			5		pF

**digital inputs (DIN, SCLK,  $\overline{CS}$ )**

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{IH}$ High-level digital input voltage		2.4			V
$V_{IL}$ Low-level digital input voltage				0.8	V
$I_{IH}$ High-level digital input current	$V_I = V_{DD}$			$\pm 1$	$\mu\text{A}$
$I_{IL}$ Low-level digital input current	$V_I = 0$			$\pm 1$	$\mu\text{A}$
$C_i$ Input capacitance			8		pF

**digital output (DOUT)**

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{OH}$ Output voltage, high-level	$I_O = -2\text{ mA}$	$V_{DD}-1$			V
$V_{OL}$ Output voltage, low-level	$I_O = 2\text{ mA}$			0.4	V

**power supply**

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{DD}$ Supply voltage		4.5	5	5.5	V
$I_{DD}$ Power supply current	$V_{DD} = 5.5\text{ V}$ , No load, All inputs = 0 V or $V_{DD}$		150	250	$\mu\text{A}$
	$V_{DD} = 5.5\text{ V}$ , No load, All inputs = 0 V or $V_{DD}$		230	350	$\mu\text{A}$

**analog output dynamic performance**

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Signal-to-noise + distortion, S/(N+D)	$V_{ref} = 1\text{ V}_{pp}$ at 1 kHz + 2.048 Vdc, code = 11 1111 1111, See Note 9	60			dB

NOTE 9: The limiting frequency value at 1 V<sub>pp</sub> is determined by the output-amplifier slew rate.

**digital input timing requirements (see Figure 1)**

PARAMETER		MIN	NOM	MAX	UNIT
$t_{su}(DS)$	Setup time, DIN before SCLK high	45			ns
$t_h(DH)$	Hold time, DIN valid after SCLK high	0			ns
$t_{su}(CSS)$	Setup time, $\overline{CS}$ low to SCLK high	1			ns
$t_{su}(CS1)$	Setup time, $\overline{CS}$ high to SCLK high	50			ns
$t_h(CSH0)$	Hold time, SCLK low to $\overline{CS}$ low	1			ns
$t_h(CSH1)$	Hold time, SCLK low to $\overline{CS}$ high	0			ns
$t_w(CS)$	Pulse duration, minimum chip select pulse width high	20			ns
$t_w(CL)$	Pulse duration, SCLK low	25			ns
$t_w(CH)$	Pulse duration, SCLK high	25			ns

**output switching characteristic**

PARAMETER	TEST CONDITIONS	MIN	NOM	MAX	UNIT
$t_{pd}(DOUT)$	Propagation delay time, DOUT $C_L = 50$ pF			50	ns

**operating characteristics over recommended operating free-air temperature range,  $V_{DD} = 5\text{ V} \pm 5\%$ ,  $V_{ref} = 2.048\text{ V}$  (unless otherwise noted)**

**analog output dynamic performance**

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SR	Output slew rate $C_L = 100$ pF, $R_L = 10$ k $\Omega$ , $T_A = 25^\circ\text{C}$	0.3	0.5		V/ $\mu\text{s}$
$t_s$	Output settling time To 0.5 LSB, $C_L = 100$ pF, $R_L = 10$ k $\Omega$ , See Note 10		12.5		$\mu\text{s}$
	Glitch energy DIN = All 0s to all 1s		5		nV $\cdot$ s


NOTE 10: Settling time is the time for the output signal to remain within  $\pm 0.5$  LSB of the final measured value for a digital input code change of 000 hex to 3FF hex or 3FF hex to 000 hex.

**reference input (REFIN)**

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Reference feedthrough	REFIN = $1 V_{pp}$ at 1 kHz + 2.048 Vdc (see Note 11)		-80		dB
Reference input bandwidth (f-3dB)	REFIN = $0.2 V_{pp} + 2.048$ Vdc REFIN = $0.2 V_{pp} + 2.048$ Vdc		30		kHz


NOTE 11: Reference feedthrough is measured at the DAC output with an input code = 000 hex and a  $V_{ref}$  input =  $2.048\text{ Vdc} + 1 V_{pp}$  at 1 kHz.

PARAMETER MEASUREMENT INFORMATION



- NOTES: A. The input clock, applied at the SCLK terminal, should be inhibited low when  $\overline{CS}$  is high to minimize clock feedthrough.  
 B. Data input from preceeding conversion cycle.  
 C. Sixteenth SCLK falling edge

PACKAGE



### Important statement:

Huaguan Semiconductor Co,Ltd. reserves the right to change the products and services provided without notice. Customers should obtain the latest relevant information before ordering, and verify the timeliness and accuracy of this information.

Customers are responsible for complying with safety standards and taking safety measures when using our products for system design and machine manufacturing to avoid potential risks that may result in personal injury or property damage.

Our products are not licensed for applications in life support, military, aerospace, etc., so we do not bear the consequences of the application of these products in these fields.

Huaguan Semiconductor Co,Ltd. the performance of the semiconductor products produced by the company can reach the performance indicators that can be applied at the time of sales. the use of testing and other quality control technologies is limited to the quality assurance scope of Huaguan semiconductor. Not all parameters of each device need to be tested. The above documents are for reference only, and all are subject to the physical parameters.

Our documentation is only permitted to be copied without any tampering with the content, so we do not accept any responsibility or liability for the altered documents.