

HI2315

10-Bit, 80 MSPS D/A Converter (Ultra-Low Glitch Version)

August 1997

Features

- Throughput Rate 80MHz
- Low Power150mW
- Single Power Supply+5V
- Differential Linearity Error ±0.5 LSB
- TTL/CMOS Compatible Inputs
- Built in Bandgap Voltage Reference
- Power Down and Blanking Control Pins
- Low Glitch
- Pin Compatible with Sony CXD2306
- Direct Replacement for Sony CXD2315Q

Applications

- Wireless Communications
- Direct Digital Frequency Synthesis
- Signal Reconstruction
- Test Equipment
- High Resolution Imaging and Graphics Systems

Description

The HI2315 is a 10-bit, 80MHz, high speed, low power CMOS D/A converter. The converter incorporates a 10-bit input data register with current outputs. The HI2315 includes a power down feature that reduces power consumption and a blanking control. The on-chip bandgap reference can be used to set the output current range of the D/A.

Ordering Information

PART NUMBER	TEMP. RANGE (^O C)	PACKAGE	PKG. NO.	
HI2315JCQ	-20 to 75	32 Ld MQFP	Q32.7x7-S	



CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures. http://www.intersil.com or 407-727-9207 | Copyright © Intersil Corporation 1999 10-1



Pin Descriptions

PIN NO.	SYMBOL	EQUIVALENT CIRCUIT	DESCRIPTION			
30 to 32 1 to 7	D0 to D9		Digital Input.			
10	BLK		Blanking pin. No signal (0V output) at high and output state at low.			
14	VB	DV _{DD} 14 topV _{SS}	Connect a capacitor of approximately 0.1µF.			
9	CLK		Clock pin.			

PIN NO. SYMBOL EQUIVALENT CIRCUIT		EQUIVALENT CIRCUIT	DESCRIPTION		
15, 27	DV _{SS}		Digital GND.		
25	AV _{SS}		Analog GND.		
17	I _{REF}		Connect resistance "16R" which is 16 times output resistance "R".		
19	V _{REF}		Sets output full scale value.		
22	VG	AV _{DD} (1) AV _{SS} (1) AV _{SS} (1) AV _{SS} (1) AV _{DD} (1) AV _{DD} (1) (1) (1) (1) (1) (1) (1) (1)	Connect a capacitor of approximately 0.1µF.		
20, 21	AV _{DD}		Analog V _{DD} .		
24	IO		Current Output pin. Output can be retrieved to connecting resistance. The standard is 200Ω .		
23	ĪŌ	23 AV _{SS} 0	Inverted Current Output pin. Connect to GN normally.		
13, 28	DV _{DD}		Digital V _{DD} .		
11	CE		Chip Enable pin. No signal (0V output) at high make power consumption minimum.		
18	S _{REF}	AV _{DD} (18) (18) (18) (18) (18) (18) (18) (18)	Independent Constant-Voltage Source Output p using band gap reference. Stable voltage independent of the fluctuation for supply voltage ca be obtained by connecting to V _{REF} . See Application Circuit 2 for details.		

Absolute Maximum Ratings T_A = 25°C

Operating Conditions

Supply Voltage

AV _{DD} , AV _{SS} 5.0V	±0.25V
DV _{DD} , DV _{SS}	±0.25V
Reference Input Voltage (VREF)0.5V	to 2.0V
Clock Pulse Width (t _{PW1} , t _{PW0}) 6.25r	ns (Min)
Temperature Range (T _{OPR})	to 75 ⁰ C

Thermal Information

Thermal Resistance (Typical, Note 1)	θ_{JA} (°C/W)
MQFP Package	122
Maximum Junction Temperature (MQFP Package)	150 ⁰ C
Maximum Storage Temperature Range65	^o C to 150 ^o C
Maximum Lead Temperature (Soldering 10s)	300 ⁰ C
(MQFP - Lead Tips Only)	
(MQFF - Leau Tips Offy)	

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

1. θ_{JA} is measured with the component mounted on an evaluation PC board in free air.

Electrical Specifications	$T_A = 25^{o}C$, $f_{CLK} = 80MHz$, $V_{DD} = 5V$, $R = 200\Omega$, $V_{REF} = 2.0V$, $16R = 3.3k\Omega$
---------------------------	---

PARA	METER	SYMBOL	TEST CONDITIONS	MIN	ТҮР	MAX	UNITS
Resolution		n		-	10	-	Bit
Maximum Conversion R	ate	f _{MAX}		80	-	-	MHz
Linearity Error		EL		-1.5	-	1.5	LSB
Differential Linearity Erro	or	ED		-0.5	-	0.5	LSB
Output Full-Scale Voltag	е	V _{FS}		1.8	1.94	2.0	V
Output Full-Scale Currer	nt	I _{FS}		9.0	9.7	10	mA
Output Off-Set Voltage		V _{OS}		-	-	1	mV
Output Impedance				-	300	-	kΩ
Supply Current		I _{DD}		-	-	30	mA
Digital Input Current	High Level	Чн		-	-	5	μΑ
	Low Level	Ι _{ΙL}		-5	-	-	μΑ
Digital Input Voltage	High Level	VIH		2.45	-	-	V
	Low Level	VIL		-	-	0.85	V
Accuracy Guarantee Ou	tput Voltage Range	V _{OC}		1.8	1.94	2.0	V
Setup Time		t _S		3.0	-	-	ns
Hold Time		t _H		3.0	-	-	ns
Rise Time		t _r		5.0	-	-	ns
Propagation Delay Time		t _{PD}		-	5	-	ns
Glitch Energy		GE	R _{OUT} = 200Ω, 2V _{P-P}	-	-	30	pV/s
Differential Gain		DG		-	-	1.0	%
Differential Phase		DP		-	-	1.0	Degrees
S _{REF} Output Voltage		S _{REF}	$T_A = 25^{\circ}C$	1.0	1.2	1.4	V





2. When 5.0V supply voltage (DV_{DD} and AV_{DD}). Digital input from pins 30 to 32 and pins 1 to 7. Pin 18 is Left Open When Using Normally. R1 = 200Ω , R2 = 3.3Ω (Resistance 16 Times R1), R3 = $3.0k\Omega$, R4 = $2.0k\Omega$, C = 0.1μ F.

FIGURE 5. APPLICATION CIRCUIT 1





NOTE:

Standard Measurement Conditions and Description: V_{DD} = 5.0V, V_{REF} = 2.0V, R = 200Ω, 16R - 3.3kΩ, T_A = 25^oC. The temperature characteristics of external input data in Figure 10 = all "0" and "1" of rectangular wave; clock frequency = 80MHz.

GE (Glitch Energy)

GE, as described in the HI2315, is a spike noise which appears synchronizing with the clock falling edge when the input data (for 1 to 1024 input) changes to 128, 256, 384, 512, 640, 768, 896, and 1024. Figure 11 shows the change state of GE for the staircase wave output, and Figure 12

shows the repetitive output waveform where the GE appears. These figures exhibit the difference of this IC from the convention device.

The HI2315 reduces the GE as shown in Figures 11 and 12.



FIGURE 11. CHANGE OF GE FOR STAIRCASE WAVE OUTPUT



All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site http://www.intersil.com