

ARM Based 32-Bit Microprocessor



Copyright. 2007 ABOV Semiconductor Co.,Ltd.

ALL RIGHTS RESERVED. No part of this publication may be copied in any form, by photocopy, microfilm, retrieval system, or by any other means now known or hereafter invented without the prior written permission of ABOV Semiconductor Co..Ltd.

ABOV Semiconductor Co.,Ltd. 7th Floor, 1007-3, Daechi-dong, Gangnam-gu, Seoul, Republic of Korea

Homepage: www.abov.co.kr Technical Support Homepage: www.softonchip.com



Proprietary Notice

MagnaChip logo is trademark of MagnaChip Semiconductor Ltd.

Neither the whole nor any part of the information contained in, or the product described in, this document may be adapted or reproduced in any material from except with the prior permission of the copyright holder.

The product described in this document is subject to continuous developments and improvements. All particulars of the product and its use contained in this document are given by MagnaChip in good faith. However, all warranties implied or expressed, including but not limited to implied warranties or merchantability, or fitness for purpose, are excluded.

This document is intended only to assist the reader in the use of the product. MagnaChip Semiconductor Ltd. shall not be liable for any loss or damage arising from the use of any information in this document, or any error or omission in such information, or any incorrect use of the product. MagnaChip Semiconductor Ltd. may make changes to specification and product description at any time without notice.

Change Log

Issue	Date	Ву	Change
A-01	2004/02/23	injae.koo@magnachip.com	The First Draft
A-02	2004/07/05	hyerim.chung@magnachip.com	ADC/LCD/RTC/SCI/SDRAM/SSI/TIMER/UART/USB/ELECTRICAL CHARACTERISTICS
A-03	2004/10/04	hyerim.chung@magnachip.com	SMI/UART/SCI/KEYBOARD/PIN DESCRIPTION/ELECTRICAL CHARACTERISTICS
A-04	2004/12/14	hyerim.chung@magnachip.com	Matrix Keyboard Interface Controller
A-05	2005/01/13	hyerim.chung@magnachip.com	UART p82 Interrupt Identification Register Table
A-06	2005/01/25	hyerim.chung@magnachip.com	PWM&Timer / Matrix Keyboard Interface Controller
DS-07	2005/03/22	hyunil.kim@magnachip.com	Change DataSheet Style and Adding contents
DS-08	2005/11/10	hyunil.kim@magnachip.com	Reset Value / SMI / Operating current
DS-09	2006/01/20	hyunil.kim@magnachip.com	GPIO PORTB [25:21] discription (page300), SSI discriptions
DS-10	2006/09/15	hyunil.kim@abov.co.kr	2-wire serial bus fixtures
DS-11	2006/11/29	hyunil.kim@abov.co.kr	SMI read/write access timming figures
DS-12	2007/01/30	hyunil.kim@abov.co.kr	Memory Map figures4-1.
DS-13	2007/03/23	hyunil.kim@abov.co.kr	Fix Figure 2-2 RESET Value. (Pin 89,90)
DS-14	2007/03/26	hyunil.kim@abov.co.kr	Fix GPIO port B15,B14 enable register function.
DS-15	2007/04/11	hyunil.kim@abov.co.kr	Fix SMART Card Interface WTR register define.

OVERVIEW

The HMS30C7210 is a highly integrated low power microprocessor for card reader system, and other applications described below. The device incorporates an ARM720T CPU and system interface logic to interface with various types of devices. HMS30C7210 is a highly modular design based on the AMBA bus architecture between CPU and internal modules.

The on-chip peripherals include LCD controller with DMA support for internal SRAM and external SDRAM memory, analog functions such as ADC and PLL. Intelligent interrupt controller and internal 8Kbytes SRAM can support an efficient interrupt service execution. The HMS30C7210 also supports a touch panel interface. UART and USB provide serial communication channels for external systems. The power management features result in very low power consumption. The HMS30C7210 provides an excellent solution for card reader system.

FEATURES


32-bit ARM7TDMI RISC static CMOS CPU core (Running up to 60 MHz) 8Kbytes combined instruction/data cache Memory management unit Supports Little-endian operating system 8Kbytes SRAM for internal buffer memory 2Kbytes Boot ROM On-chip peripherals with individual power-down:

- Memory controller for ROM(x8,16), Flash(x8,16), SRAM(x8,16), SDRAM(x16)
- 5-State Power management unit (Sofrware selectable Clock Frequency)
- Interrupt Controller
 LCD Controller for color and mono STN
- USB 1.1(slave)
- Two Smart Card Interface (UART 0,1)
- Two UART (UART 2,3)
- One SIR support UART (UART4)
- One Modem support UART (UART5)
- Four 16-bit Timer Channels (with Output Port)
- Two 16-bit PWM Channels (with Output Port)
- Programmable WatchDog Timer with On-chip Oscillator
- Real-time clock (32.768kHz oscillator) with separated Vcc
- Matrix Keyboard control interface (6x6)
- 97 Programmable GPIO
- One 2-Wire Serial Bus Interface
- 2-Channel Master/Slave SSI (SPI)
- SMC Card Interface
- On-chip 3-Channel 10-bit ADC

JTAG debug interface and boundary scan 0.35um CMOS Process 3.3V supply voltage 208-pin LQFP / CABGA package

Low power consumption

HMS30C7210 System Overview



LIST OF CONTENTS

1	ARCHITECTURAL OVERVIEW	9 -
1.1	Processor	9-
1.2	VIDEO	9-
1.3	Memory	
1.4	INTERNAL BUS STRUCTURE	9-
1.4.1	ASB	
1.4.2	Video bus	
1.4.3	APB	
1.5	SDRAM Controller	
1.6	Peripherals	
1.7	POWER MANAGEMENT	
1.7.1	Clock gating	
1.7.2	PMU	
1.8	TEST AND DEBUG	
2	SIGNAL DESCRIPTION	13 -
2.1	208-Pin Diagram	13 -
2.2	RESET VALUE	14 -
2.3	208 Pin / Ball Name	15 -
2.3.1	LQFP Type Dimensions	16 -
2.3.2	CABGA Type Dimensions	17 -
2.4	PIN DESCRIPTIONS	19 -
2.4.1	External Signal Functions	19 -
2.4.2	Pin Specific Description	22 -
3	ARM720T MACROCELL	27 -
3.1	ARM720T MACROCELL	27 -
3.1 4	ARM720T MACROCELL	
		29 -
4	MEMORY MAP INTERNAL BOOT ROM	29 - 35 -
4 5 5.1	MEMORY MAP INTERNAL BOOT ROM Hardware Setting	 29 - 35 - 35 -
4 5 5.1 5.2	MEMORY MAP INTERNAL BOOT ROM Hardware Setting Software Setting	 29 - 35 - 35 - 36 -
4 5 5.1	MEMORY MAP INTERNAL BOOT ROM Hardware Setting Software Setting PMU & PLL	29 - 35 - 35 - 36 - 37 -
4 5 5.1 5.2 6 6.1	MEMORY MAP INTERNAL BOOT ROM Hardware Setting Software Setting PMU & PLL External Signals	29 - 35 - 35 - 36 - 37 - 38 -
4 5 5.1 5.2 6 6.1 6.2	MEMORY MAP INTERNAL BOOT ROM Hardware Setting Software Setting PMU & PLL External Signals Registers	29 - 35 - 35 - 36 - 37 - 38 - 38 -
4 5 5.1 5.2 6 6.1 6.2 6.2.1	MEMORY MAP INTERNAL BOOT ROM Hardware Setting Software Setting PMU & PLL External Signals Registers PMU Mode Register (PMUMR)	29 - 35 - 35 - 36 - 37 - 38 - 38 - 39 -
4 5 5.1 5.2 6 6.1 6.2	MEMORY MAP INTERNAL BOOT ROM Hardware Setting Software Setting PMU & PLL External Signals Registers PMU Mode Register (PMUMR) PMU ID Register (PMUID)	29 - 35 - 36 - 36 - 38 - 38 - 38 - 39 - 39 -
4 5 5.1 5.2 6 6.1 6.2 6.2.1	MEMORY MAP INTERNAL BOOT ROM Hardware Setting Software Setting PMU & PLL External Signals Registers PMU Mode Register (PMUMR) PMU ID Register (PMUID) PMU Reset/Status Register (PMURSR)	- 29 - - 35 - - 35 - - 36 - - 37 - - 38 - - 38 - - 39 - - 39 - - 39 - - 40 -
4 5 5.1 5.2 6 6.1 6.2 6.2.1 6.2.2 6.2.3 6.2.4	MEMORY MAP INTERNAL BOOT ROM Hardware Setting Software Setting. PMU & PLL External Signals Registers PMU Mode Register (PMUMR) PMU ID Register (PMUID) PMU ID Register (PMUID) PMU Reset/Status Register (PMURSR) PMU Clock Control Register (PMUCCR)	- 29 - - 35 - - 35 - - 36 - - 37 - - 38 - - 38 - - 39 - - 39 - - 40 - - 43 -
4 5 5.1 5.2 6 6.1 6.2 6.2.1 6.2.2 6.2.3 6.2.4 6.2.5	MEMORY MAP INTERNAL BOOT ROM Hardware Setting Software Setting PMU & PLL External Signals Registers PMU Mode Register (PMUMR) PMU Mode Register (PMUMR) PMU ID Register (PMUID) PMU Reset/Status Register (PMURSR) PMU Clock Control Register (PMUCCR)	- 29 - - 35 - - 35 - - 36 - - 37 - - 38 - - 38 - - 39 - - 39 - - 40 - - 43 - - 45 -
4 5 5.1 5.2 6 6.1 6.2 6.2.1 6.2.2 6.2.3 6.2.4	MEMORY MAP INTERNAL BOOT ROM Hardware Setting Software Setting. PMU & PLL External Signals Registers PMU Mode Register (PMUMR) PMU ID Register (PMUID) PMU ID Register (PMUID) PMU Reset/Status Register (PMURSR) PMU Clock Control Register (PMUCCR)	- 29 - - 35 - - 35 - - 36 - - 37 - - 38 - - 38 - - 39 - - 39 - - 40 - - 43 - - 45 -
4 5 5.1 5.2 6 6.1 6.2 6.2.1 6.2.2 6.2.3 6.2.4 6.2.5 6.2.6 6.3	MEMORY MAP	- 29 - - 35 - - 35 - - 36 - - 38 - - 38 - - 38 - - 39 - - 39 - - 40 - - 43 - - 45 - - 47 - - 48 -
4 5 5 .1 5 .2 6 6 .1 6 .2 6 .2.1 6 .2.2 6 .2.3 6 .2.4 6 .2.5 6 .2.6 6 .3 6 .4	MEMORY MAP	- 29 - - 35 - - 35 - - 36 - - 38 - - 38 - - 38 - - 39 - - 40 - - 43 - - 45 - - 47 - - 48 - - 51 -
4 5 5 .1 5 .2 6 6 .1 6 .2 6 .2.1 6 .2.2 6 .2.3 6 .2.4 6 .2.5 6 .2.6 6 .3 6 .4 6 .4.1	MEMORY MAP	- 29 - - 35 - - 35 - - 36 - - 37 - - 38 - - 38 - - 39 - - 39 - - 40 - - 43 - - 45 - - 47 - - 48 - - 51 -
4 5 5 .1 5 .2 6 6 .1 6 .2 6 .2.1 6 .2.2 6 .2.3 6 .2.4 6 .2.5 6 .2.6 6 .3 6 .4 6 .4.1 6 .4.1 6 .4.2	MEMORY MAP	- 29 - - 35 - - 35 - - 36 - - 37 - - 38 - - 38 - - 39 - - 39 - - 40 - - 43 - - 43 - - 45 - - 47 - - 48 - - 51 - - 51 - - 52 -
4 5 5 .1 5 .2 6 6 .1 6 .2 6 .2.1 6 .2.2 6 .2.3 6 .2.4 6 .2.5 6 .2.6 6 .3 6 .4.1 6 .4.2 6 .4.3	MEMORY MAP	- 29 - - 35 - - 35 - - 36 - - 37 - - 38 - - 38 - - 39 - - 39 - - 40 - - 43 - - 43 - - 45 - - 48 - - 51 - - 51 - - 52 - - 53 -
4 5 5.1 5.2 6 6.1 6.2 6.2.1 6.2.2 6.2.3 6.2.4 6.2.5 6.2.6 6.3 6.4 6.4.1 6.4.2 6.4.3 6.5	MEMORY MAP	- 29 - - 35 - - 35 - - 36 - - 38 - - 38 - - 38 - - 39 - - 39 - - 40 - - 43 - - 43 - - 45 - - 48 - - 51 - - 51 - - 52 - - 53 - - 53 - - 54 -
4 5 5.1 5.2 6 6.1 6.2 6.2.1 6.2.2 6.2.3 6.2.4 6.2.5 6.2.6 6.3 6.4.1 6.4.2 6.4.3 6.5 6.5.1	MEMORY MAP	- 29 - - 35 - - 35 - - 36 - - 37 - - 38 - - 38 - - 39 - - 39 - - 40 - - 43 - - 43 - - 45 - - 48 - - 51 - - 51 - - 52 - - 53 - - 54 - - 54 -
4 5 5.1 5.2 6 6.1 6.2 6.2.1 6.2.2 6.2.3 6.2.4 6.2.5 6.2.6 6.3 6.4 6.4.1 6.4.2 6.4.3 6.5	MEMORY MAP	- 29 - - 35 - - 35 - - 36 - - 38 - - 38 - - 38 - - 39 - - 39 - - 40 - - 43 - - 43 - - 45 - - 51 - - 51 - - 52 - - 53 - - 54 - - 54 - - 56 -

7	SDRAM CONTROLLER	59 -
7.1	Supported Memory Devices	- 60 -
7.2	External Signals	
7.3	Registers	
7.3.1	SDRAM Controller Configuration Register (SDCON)	
7.3.2	SDRAM Controller Refresh Timer Register (SDREF)	
7.3.3	SDRAM Controller Write buffer flush timer Register (SDWBF)	
7.4	Power-up Initialization of the SDRAMs	
7.5	SDRAM MEMORY MAP	
7.6	AMBA ACCESSES AND ARBITRATION	
7.7	Merging Write Buffer	
8	STATIC MEMORY INTERFACE	73 -
8.1	EXTERNAL SIGNALS	
8.2	REGISTERS	74 -
8.2.1	MEM Configuration Register	75 -
8.3	FUNCTIONAL DESCRIPTION	76 -
8.3.1	Memory bank select	76 -
8.3.2	Access sequencing	76 -
8.3.3	Wait states generation	76 -
8.3.4	Burst read control	76 -
8.3.5	Byte lane write control	77 -
8.4	READ, WRITE TIMING DIAGRAM FOR EXTERNAL MEMORY	80 -
8.4.1	Read normal wait	80 -
8.4.2	Read burst wait	81 -
8.4.3	Write normal wait	82 -
9	AMBA PERIPHERALS	85 -
9.1	LCD CONTROLLER	
9.1.1	External Signals	
9.1.2	Registers	
9.1.3	LCD controller datapath	
9.1.4	Color/Grayscale dithering	
9.1.5	LCD panel dependent settings	
9.1.6	Frame data dependent settings	
9.1.7	Other settings	
9.2	INTERRUPT CONTROLLER	
9.2.1	Registers	
9.2.2	Interrupt Control	
9.3	USB SLAVE INTERFACE	
9.3.1	Block Diagram	
9.3.2	External Signals	
9.3.3	Registers	
9.3.4		
9.3.5	Theory of Operation	
	Endpoint FIFOs (Rx, Tx)	127 -
9.4	Endpoint FIFOs (Rx, Tx)	<i>127 -</i> 129 -
9.4.1	Endpoint FIFOs (Rx, Tx) ADC INTERFACE CONTROLLER External Signals	127 - 129 - 130 -
9.4.1 9.4.2	Endpoint FIFOs (Rx, Tx) ADC INTERFACE CONTROLLER External Signals Registers	127 - 129 - 130 - 130 -
9.4.1 9.4.2 9.4.3	Endpoint FIFOs (Rx, Tx) ADC INTERFACE CONTROLLER External Signals Registers Operation	127 - 129 - 130 - 130 - 138 -
9.4.1 9.4.2 9.4.3 9.4.4	Endpoint FIFOs (Rx, Tx) ADC INTERFACE CONTROLLER External Signals Registers Operation A/D Converter	127 - 129 - 130 - 130 - 138 - 144 -
9.4.1 9.4.2 9.4.3 9.4.4 9.5	Endpoint FIFOs (Rx, Tx) ADC INTERFACE CONTROLLER External Signals Registers Operation A/D Converter UART/SIR	127 - 129 - 130 - 130 - 138 - 144 - 147 -
9.4.1 9.4.2 9.4.3 9.4.4 9.5 9.5.1	Endpoint FIFOs (Rx, Tx) ADC INTERFACE CONTROLLER. External Signals. Registers Operation A/D Converter UART/SIR. External Signals.	127 - 129 - 130 - 130 - 138 - 144 - 147 - 148 -
9.4.1 9.4.2 9.4.3 9.4.4 9.5 9.5.1 9.5.2	Endpoint FIFOs (Rx, Tx) ADC INTERFACE CONTROLLER. External Signals. Registers Operation A/D Converter UART/SIR External Signals. Registers	127 - 129 - 130 - 130 - 138 - 144 - 147 - 148 - 149 -
9.4.1 9.4.2 9.4.3 9.4.4 9.5 9.5.1	Endpoint FIFOs (Rx, Tx) ADC INTERFACE CONTROLLER. External Signals. Registers Operation A/D Converter UART/SIR. External Signals.	127 - 129 - 130 - 130 - 138 - 144 - 147 - 148 - 149 - 160 -

9.6	SMART CARD INTERFACE	
9.6.1	External Signals	- 164 -
9.6.2	Registers	- 165 -
9.6.3	Smart Card Interface Operation Flow Chart	- 179 -
9.7	SYNCHRONOUS SERIAL INTERFACE (SSI)	- 181 -
9.7.1	Register description	- 182 -
9.7.2	Overview	
9.7.3	Operational Description	- 192 -
9.7.4	SSI AC Timming	- 195 -
9.8	SMC CONTROLLER	
9.8.1	External Signals	
9.8.2	Registers	
9.8.3	SMC access using EBI interface	
9.9	TIMER & PWM	
9.9.1	External Signals	
9.9.2	Registers	
9.9.3	Operation	
9.10	WATCHDOG TIMER	
9.10.1	Registers	
9.10.2	Watchdog Timer Operation	
9.11	RTC	
9.11.1	External Signals	
9.11.2	Registers	
9.11.2	Operation	
9.12	2-Wire Serial Bus Interface	
9.12		
9.12.1	External Signals	
9.12.2	Registers	
	Operation	
9.13 9.13.1		
9.13.1	External Signals	
	Registers	
9.13.3	Operation	
9.14	GPIO	
9.14.1	External Signals	
9.14.2	Registers	
9.14.3	Operations	
9.14.4	GPIO Rise and Fall Time	- 310 -
10	DEBUG AND TEST INTERFACE	- 317 -
10.1	Overview	- 317 -
10.2	SOFTWARE DEVELOPMENT DEBUG AND TEST INTERFACE	
10.3	Test Access Port and Boundary-Scan	- 318 -
10.3.1	Reset	
10.3.2	Pull-up Register	
10.3.3	Instruction Register	
10.3.4	Public Instructions	
10.3.4	Test Data Register	
10.3.6	Boundary Scan Interface Signals	
11	ELECTRICAL CHARACTERISTICS	
11.1	Absolute Maximum Ratings	I
11.2	DC CHARACTERISTICS	II
11.3	A/D CONVERTER ELECTRICAL CHARACTERISTICS	III
12	APPENDIX	I

LIST OF FIGURES

Figure 2-1. 208 Pin diagram	13 -
Figure 2-2. HMS30C7210 RESET Value	14 -
Figure 2-3. 208 LQFP Dimensions-1	
Figure 2-4. 208 LQFP Dimensions-2 < Detail "A" (Scale 1/30) >	17 -
Figure 2-5. 208 CABGA Top and Side view	
Figure 2-6. 208 CABGA Bottom view	18 -
Figure 4-1. Internal Boot ROM / External Static Memory Map (ROMSWAP=0)	30 -
Figure 4-2. External Static Memory / Internal Boot ROM /Map (ROMSWAP=1)	31 -
Figure 4-3. Internal SRAM / External SDRAM Memory Map	
Figure 4-4. Peripherals Address Map	
Figure 5-1. Software Boot Flows	
Figure 6-1. PMU Block Diagram	37 -
Figure 6-2. FCLK Frequency Update When the bit 6 is set	49 -
Figure 6-3. FCLK / BCLK relation	
Figure 6-4. PMU Power Management State Diagram	
Figure 6-5. A Cold Reset Event	
Figure 6-6. nPOR / nRESET / SoftwareReset Function	
Figure 6-7. Software Generated Warm Reset	
Figure 6-8. An Externally Generated Warm Reset	
Figure 7-1. SDRAM Controller Block Diagram	
Figure 7-2. SDRAM Controller Software Example and Memory Operation Diagram	
Figure 7-3. 256Mbitx16 (4Banks) Device Connection	
Figure 7-4. 128Mbitx16 (4Banks) Device Connection	
Figure 7-5. 64Mbitx16 (4Banks) Device Connection	
Figure 7-6. 16Mbitx16 (2Banks) Device Connection	
Figure 7-7. Write Miss Flusing	
Figure 7-8. Read Hit Flusing	
Figure 7-9. Timer timeover Flusing	
Figure 8-1. Data flow at 16-bit width memory	
Figure 8-2. Data flow at 8-bit width memory	
Figure 8-3. 16-bit bank configuration with 8-bit width memory	
Figure 8-4. 8-bit bank configuration with 8-bit width memory	
Figure 8-5. 16-bit bank configuration with 16-bit width memory	
Figure 8-6. Read Access Timming (Normal Mode, 3 Wait)	
Figure 8-7. Read Access Timing (Burst Mode, 5 Wait)	
Figure 8-8. Write Access Timing	
Figure 9-1. Block digram of LCD controller	
Figure 9-2. Pixel display sequence of LD bus	
Figure 9-3. Changing polarity of LCD panel signals	
Figure 9-4. Block diagram of clock source generation	
Figure 9-5. Timing diagram of a line with LLP, LCP, and LD signals	
Figure 9-6. Timing diagram of LFP signal.	
Figure 9-7. Timing diagram of a frame be different by the differ	
Figure 9-8. Pixel Display Order for Big and Little-endian Pixel Alignment in 2-bpp Mode	
Figure 9-9. USB Block Diagram	
Figure 9-10. USB Serial Interface Engine	
Figure 9-11. Block diagram of ADC, ADC I/F	
Figure 9-12. ADC Clock & Data sampling clock	
Figure 9-13. ADC operating stop condition	
Figure 9-14. Data loading timing	
	100 -

Figure 9-15. Data sampling sequence – TRATE is 2'b11 / SSHOT is 1'b0 / SWINVT is 1'b0	- 140 -
Figure 9-16. Data sampling sequence – TRATE is 2'b11 / SSHOT is 1'b1 / SWINVT is 1'b0	
Figure 9-17. Data sampling sequence – TRATE is 2'b10 / SSHOT is 1'b0 / SWINVT is 1'b1	
Figure 9-18. Interrupt generating timing – TRATE is 2'b11 / SSHOT is 1'b0	
Figure 9-19. Interrupt generating timing – TRATE is 2'b'11 / SSHOT is 1'b'1	
Figure 9-20. ADC direct access mode	
Figure 9-20. ADO direct access mode	
Figure 9-21. Timing diagram of A/D Converter	
Figure 9-22. SSI Block Diagram	
Figure 9-23. SSI Block Diagram.	
Figure 9-25. Transfer Format (Back to Back Transfer)	- 194 -
Figure 9-26. SMC access using the EBI Interface	
Figure 9-27. Block Diagram of TIMER/PWM	
Figure 9-28. Clock select logic	
Figure 9-29. Non-repeat mode operation	
Figure 9-30. Repeat mode operation	
Figure 9-31. Byte counter operation in non-repeat mode	
Figure 9-32. Byte counter operation in repeat mode	
Figure 9-33. Clock source of T3COUNT is T2MATCH event	
Figure 9-34. Software issued reset command	
Figure 9-35. Output and interrupt generation in repeat mode	
Figure 9-36. Output and interrupt generation in non-repeat mode	- 228 -
Figure 9-37. Clock select logic	
Figure 9-38. Timing diagram of PWM channel when OUTPUTINVERT = 0	
Figure 9-39. Timing diagram of PWM channel when OUTPUTINVERT = 1	- 231 -
Figure 9-40. PWM waveform when OUTPUTINVET = 0, duty = 30%	- 232 -
Figure 9-41. PWM waveform when OUTPUTINVET = 0, duty = 80%	- 232 -
Figure 9-42. PWM waveform when OUTPUTINVET = 1, duty = 30%	- 234 -
Figure 9-43. PWM waveform when OUTPUTINVET = 1, duty = 80%	
Figure 9-44. Software issued reset command	
Figure 9-45. RTC Block Diagram	
Figure 9-46. Block diagram of 2-Wire SBI	
Figure 9-47. Connection of devices to the 2-Wire serial bus	
Figure 9-48. Data validity	
Figure 9-49. START and STOP conditions	
Figure 9-50. SCL synchronization between multiple masters	
Figure 9-51. Arbitration between two masters	
Figure 9-52. Address and data packet of 2-Wire SBI	
Figure 9-53. ACK signal generation	
Figure 9-54. Waveform when 2-Wire SBI is master transmitter	
Figure 9-55. Waveform when 2-Wire SBI is master receiver	
Figure 9-56. Waveform when 2-Wire SBI is slave transmitter	
Figure 9-50. Waveform when 2-Wire SBI is slave transmitter	
•	
Figure 9-58. Block diagram of keyboard controller	
Figure 9-59. Keyboard matrix configuration	
Figure 9-60. KSCANO output timing	
Figure 9-61. Clock divider of keyboard controller	
Figure 9-62. Key scan period and column period	
Figure 9-63. Wakeup interrupt & Key scanning enabled	
Figure 9-64. A flow chart of setting keyboard controller	
Figure 9-65. KBVR0/1 write timing	
Figure 9-66. KSCANO[3:2] are configured for GPIO	- 290 -

Figure 9-67. Block diagram of GPIO	291 -
Figure 9-68. Alternate port functions	312 -
Figure 9-69. Interrupt request	313 -
Figure 9-70. De-bouncing of port A	315 -
Figure 9-71. Pad organization	316 -
Figure 9-72. Timing diagram of bi-directional pad (CMOS or TTL)	316 -
Figure 10-1. Test Access Port(TAP) Controller State Transitions	318 -
Figure 10-2. Boundary Scan Block Diagram	325 -
Figure 10-3. Boundary Scan General Timing	327 -
Figure 10-4. Boundary Scan Tri-state Timing	327 -
Figure 10-5. Boundary Scan Reset Timing	328 -

LIST OF TABLES

Table 2-1 Pin Signal Type Definition	
Table 2-2 External Signal Functions	21 -
Table 4-1 Top-level address map	
Table 4-2 Peripherals Base Addresses	33 -
Table 5-1. Pin Configuration	35 -
Table 5-2. NAND / MMC Map	36 -
Table 6-1. PMU Register Summary	38 -
Table 6-2. Bit Settings for a Cold RESET Event within PMURSR register	54 -
Table 6-3. Bit Settings for a Software generated Warm Reset within Reset / Status register	56 -
Table 6-4. Bit Settings for a Warm Reset within Reset / Status register	57 -
Table 7-1 SDRAM Controller Register Summary	61 -
Table 7-2 SDRAM Row/Column Address Map	66 -
Table 7-3 SDRAM Device Selection	
Table 8-1 Static Memory Controller Register Summary	74 -
Table 8-2. Timing values for read access in normal mode data transfer	80 -
Table 8-3. Timing values for read access in burst mode data transfer	
Table 8-4. Timing values for write access	
Table 9-1. LCD Controller Register Summary	
Table 9-2. LCD Color/Grayscale Intensities and Modulation Rates	97 -
Table 9-3. Interrupt Controller Register Summary	
Table 9-4 USB Slave interface Register Summary	
Table 9-5. USB Supported PID Types	
Table 9-6 USB Supported Setup Requests	126 -
Table 9-7. ADC Controller Register Summary	130 -
Table 9-8 UART/SIR Register Summary	149 -
Table 9-9 Baud Rate with Decimal Divisor at 3.92308MHz Clock Input	155 -
Table 9-10 Smart Card Interface Register Summary	165 -
Table 9-11 Baud Rate with Decimal Divisor at 3.55556MHz Clock Input	171 -
Table 9-12 SmartMedia Controller Register Summary	198 -
Table 9-13. Timer Register Summary	212 -
Table 9-14. Watchdog Timer Register Summary	238 -
Table 9-15 Non-AMBA Signals within RTC Core Block	246 -
Table 9-16. 2-Wire SBI's Register Summary	262 -
Table 9-17. Matrix Keyboard Interface Controller Register Summary	278 -
Table 9-18. Scan rate calculation from CLKSEL	286 -
Table 9-19. Estimated t _{INTR} according to CLKSEL	288 -
Table 9-20. Possible configuration of KSCANO pins when keyboard matrix is connected	289 -
Table 9-21. Possible configuration of KSCANI pins when keyboard matrix is connected	290 -
Table 9-22. Interrupt sources of I/Os (to interrupt controller unit)	314 -
Table 9-23. Propagation delays (ns) for sample pad loads	
Table 11-1. Maximum Ratings	
Table 11-2. Operating Range	
Table 11-3. CMOS signal pin characteristics	
Table 11-4. TTL signal pin characteristics	ii
Table 11-5. A/D converter characteristics	iii

1 ARCHITECTURAL OVERVIEW

1.1 Processor

The ARM720T core incorporates an 8KB unified write-through cache, and an 8 data entry, 4-address entry write buffer. It also incorporates an MMU with a 64 entry TLB.

1.2 Video

The integrated LCD controller can control color and monochrome STN displays, up to 640x480 (VGA) resolution. 1, 2, 4, and 8 bit-per-pixel is supported and a patented gray scaler can directly generate 16 gray scales.

1.3 Memory

The 16-bit external data path interfaces to ROM or Flash devices. Burst mode ROMs are supported, for increased performance, allowing operating system code to be executed directly from ROM.

1.4 Internal Bus Structure

The HMS30C7210 internal bus organization is based upon the AMBA standard, but with some minor modifications to the peripheral buses (the APBs). There are two main buses in the HMS30C7210:

- The main system bus (the ASB) to which the CPU and memory controllers are connected
- The APB to peripherals are connected

1.4.1 ASB

The ASB is designed to allow the ARM continuous access to both, the ROM and the SDRAM interface. The SDRAM controller straddles both the ASB and the video DMA bus so the LCD can access the SDRAM controller simultaneously with activity on the ASB. This means that the ARM can read code from ROM, or access a peripheral, without being interrupted by video DMA.

The HMS30C7210 uses a modified arbiter to control mastership on the main ASB bus. The arbiter only arbitrates on quad-word boundaries, or when the bus is idle. This is to get the best performance with the ARM720T, which uses a quad-word cache line, and also to get the best performance from the SDRAM, which uses a burst size of eight half-words per access. By arbitrating only when the bus is idle or on quad-word boundaries (A[3:2] = 11), it ensures that cache line fills are not broken up, hence SDRAM bursts are not broken up.

The SDRAM controller controls video ASB arbitration. This is explained in 6.5 Arbitration.

1.4.2 Video bus

The video bus connects the LCD controller with the internal SRAM and the SDRAM controller. Data transfers are DMA controlled. The video bus consists of an address bus, data bus and control signals to/from the internal SRAM and the SDRAM controller. The LCD registers are programmed through the fast APB. The SDRAM

controller arbitrates between ASB, Video access requests. Video always has higher priority than ASB access requests. The splitting ASB/video bus allows slow ASB device accesses internal SRAM and SDRAM without blocking video DMA.

1.4.3 APB

The most APB peripherals do not support DMA transfers. This arrangement of running most of the peripherals at a slower clock, and reducing the load on the faster bus, results in significantly reduced power consumption. The APB bus connects to the main ASB bus via bridges. The APB Bridge takes care of all resynchronization, handing over data and control signals between the ASB and UART clock domains in a safe and reliable manner. USB, LCD Controller, SMC and SPI are operated at the speed of the ASB. Theses are high performance peripherals.

1.5 SDRAM Controller

The SDRAM controller is a key part of the HMS30C7210 architecture. The SDRAM controller has two data ports - one for video DMA and one for the main ASB - and interfaces to 16-bit wide SDRAMs. One to four 16, 64, 128, or 256 Mbits x 16-bit devices are supported, giving a memory size ranging from 2 to 64 Mbytes. The main ASB and video DMA buses are independent, and operate concurrently. The video bus has always higher priority than the main bus. The video interface consists of address, data and control signals. The video access burst size is fixed to 16 words. The address is non-incrementing for words within a burst (as the SDRAM controller only makes use of the first address for each burst request).

1.6 Peripherals

Universal Serial Bus (USB) device controller

The USB device controller is used to transfer data from/to host system like PC in fullspeed (12Mbits/s) mode. No external USB transceiver is necessary.

Universal Asynchronous Receiver and Transmitter (UART)

Six UART ports are implemented. UART0,1 supports Smart Card Interface signals.

IrDA / Modem

IrDA uses UART4 for its SIR transfer in 115 Kbit/s speed. UART5 supports full modem interface signals.

Pulse-Width-Modulated (PWM) Interface

Two PWM output signals are generated. The pins are used as GPIO when not used for PWM.

Matrix Keyboard Interface

Matrix keyboard interface supports 6x6. The pins are used as GPIO when not used for matrix keyboards.

ADC

3 channel ADC is implemented for touch panel, monitoring of battery voltage or general purpose.

PLL

CPU, video and USB clocks are generated by two PLLs with 6 MHz input clock.

1.7 Power management

The HMS30C7210 incorporates advanced power management functions, allowing the whole device to be put into a standby mode, when only the real time clock runs. The SDRAM is put into low-power self-refresh mode to preserve its contents. The HMS30C7210 may be forced out of this state by either a real-time clock wake-up interrupt, a user wake-up event (which would generally be a user pressing the "on" key) or by the UART ring-indicate input. The power management unit (PMU) controls the safe exit from standby mode to operational mode, ensuring that SDRAM contents are preserved. In addition, halt and slow modes allow the processor to be halted or run at reduced speed to reduce power consumption. The processor can be quickly brought out of the halted state by a peripheral interrupt. The advanced power management unit controls all this functionality. In addition, individual devices and peripherals may be powered down when they are not in use. The HMS30C7210 is designed for battery-powered portable applications and incorporates innovative design features in the bus structure and the PMU to reduce power consumption. The APB bus allows peripherals to be clocked slowly hence reducing power consumption. The use of two buses reduces the number of nodes that are toggled during a data access, and thereby further reducing power consumption. In addition, clocks to peripherals that are not active can also be gated.

1.7.1 Clock gating

The high performance peripherals, such as the SDRAM controller and the LCD controller, run most of the time at high frequencies and careful design, including the use of clock gating, has minimized their power consumption. Any peripherals can be powered down completely when not in use.

1.7.2 PMU

The Power Management Unit (PMU) is used to control the overall state the system is in. The system can be in one of five states:

RUN

The system is running normally. All clocks are running (except where gated locally). The SDRAM controller is performing normal refresh.

SLOW

The CPU is switched into FastBus mode, and hence runs at the BCLK rate (half the FCLK rate). This is the default mode after exiting DEEP SLEEP mode or system power on.

IDLE

In this mode, the PMU becomes the bus master until there is either a fast or normal interrupt for the CPU.

This will cause the clocks in the CPU to stop when it attempts an ASB access. The HMS30C7210 can enter this mode by writing 0x2 to the bits [2:0] of the PMUMR when in RUN or SLOW mode, or by WakeUp signal activation while in SLEEP or DEEP SLEEP mode.

SLEEP

In this mode, the SDRAM is put into self-refresh mode, and internal clocks are gated off. This mode can only be entered from IDLE mode (the PMU bus master must have the mastership of the ASB before this mode can be entered). The PMU must be the bus master to ensure that the system is stopped in a safe state, and is not half way through a SDRAM write (for example). Both the Video and Communication clocks (VCLK and CCLK) should be disabled before entering this state.

Usually the CPU would only drop in at this mode on the way to the DEEP SLEEP mode.

DEEP SLEEP

In the DEEP SLEEP mode, the crystal oscillator for the 6-MHz PLL input clock and the PLLs are disabled. This is the lowest power state available. Only the 32-KHz RTC oscillator runs and provides clocks for the RTC logic and the debouncing logic of the PMU, which runs at the 4-KHz frequency (i.e. the RTC clock frequency divided by 8). Everything else is powered down, and SDRAM is in self refresh mode. This is the normal system "off" mode.

The HMS30C7210 can get out of the SLEEP and DEEP SLEEP modes either by a user wake-up event (generally pressing the "On" key), by an RTC wake-up alarm, or by a modem ring indicate event. These wake-up sources go directly to the PMU.

1.8 Test and debug

The HMS30C7210 incorporates the ARM standard test interface controller (TIC) allowing 32-bit parallel test vectors to be passed onto the internal bus. This allows access to the ARM720T macro-cell core, and also to memory mapped devices and peripherals within the HMS30C7210. In addition, the ARM720T includes support for the ARM debug architecture (Embedded ICE), which makes use of a JTAG boundary scan port to support debug of code on the embedded processor. The same boundary scan port is also used to support a normal pad-ring boundary scan for board level test applications.

2 SIGNAL DESCRIPTION

2.1 208-Pin Diagram




Figure 2-1. 208 Pin diagram

2.2 RESET Value




Figure 2-2. HMS30C7210 RESET Value

2.3 208 Pin / Ball Name

Pin	Ball	PAD	Pin	Ball	PAD	Pin	Ball	PAD	Pin	Ball	PAD
No.	No.	Name	No.	No.	Name	No.	No.	Name	No.	No.	Name
1	A1	KSCANI[0]	53	U1	SCRST[1]	105	U17	VSS	157	A17	RA[22]
2	B2	KSCAN[0]	54	T2	SCI0[1]	105	T16	VDD	158	B16	RA[23]
3	B1	KSCAN[2]	55	U2	SCCLK[1]	107	T17	nROE	159	A16	VSS
4	C1	KSCAN[3]	56	U3	SCPRES[1]	107	R17	nRWE[0]	160	A15	VDD
5	D3	KSCAN[4]	57	R4	UART2Rx	100	P15	nRWE[1]	161	C14	DQML
6	C2	KSCAN[5]	58	T3	UART2Tx	110	R16	RD[0]	162	B15	DQMU
7	D1	VSS	59	U4	UART3Rx	111	P17	RD[1]	163	A14	nSWE
8	E4	VDD	60	P5	UART3Tx	112	N14	RD[2]	164	D13	nCAS
9	E3	KSCANO[0]	61	R5	IrDA4Rx	112	N15	RD[3]	165	C13	nRAS
10	D2	KSCANO[1]	62	T4	IrDA4Tx	114	P16	RD[4]	166	B14	nSCS[0]
11	E2	KSCANO[2]	63	T5	GPIOB14	115	N16	RD[5]	167	B13	nSCS[1]
12	F3	KSCANO[2]	64	R6	GPIOB15	116	M15	RD[6]	168	C12	SCKE[0]
13	F4	KSCANO[4]	65	P6	TouchXP	117	M13	RD[7]	169	D12	SCKE[1]
14	E1	KSCANO[5]	66	U5	VSS	118	N17	RD[8]	170	A13	VSS
15	F2	TDI	67	T6	VDD	119	M16	VSS	170	B12	SCLK
16	G3	TCK	68	R7	TouchYP	120	L15	VDD	172	C11	VDD
17	G4	TMS	69	P7	TouchXN	120	L13	RD[9]	172	D11	LLP
18	F1	nTRST	70	U6	TouchXN	121	M17	RD[9]	173	A12	LLF
19	G2	TDO	70	T7	nURING	122	L16	RD[10] RD[11]	174	B11	LAC
20	H3	OSCIN	72	R8	nUDCD	123	K15	RD[12]	176	C10	LCP
20	H4	OSCOUT	73	P8	nUDSR	124	K15	RD[12] RD[13]	170	D10	LCF
21	G1	RTCVDD	74	го U7	nUCTS	125	L17	RD[13]	178	A11	LCDEN
23	H2	RTCOSCIN	74	T8	nURTS	120	K16	RD[14] RD[15]	179	B10	
23	J3	RTCOSCOUT	76	R9	nUDTR	127	J15		180	C9	LD[0] LD[1]
24	J4	USBN	70	P9	UART5Rx	120	J15	RA[0] RA[1]	181	D9	LD[1] LD[2]
25	H1	USBP	78	U8	UART5Tx	130	K17	RA[1] RA[2]	182	A10	LD[2]
20	J2	USBVSS	79	T9	nSMCD	130	J16	RA[2] RA[3]	183	B9	LD[3]
28	52 K3	USBVDD	80	R10	VSScore	131	H15	VSScore	184	C8	VSScore
20	K4	PLLVSS48M	81	P10	VDDcore	133	H14	VDDcore	185	D8	VDDcore
30	J1	PLLVDD48M	82	U9	nSMRB	133	J17	VDDcole	186	A9	LD[5]
31	K2	PLLVSS60M	83	T10	SMALE	135	H16	VDD	187	B8	LD[5]
32	L3	PLLVDD60M	84	R11	SMCLE	135	G15	RA[4]	188	C7	LD[7]
33	L3	VSScore	85	P11	nSMCE	130	G14	RA[5]	189	D7	SPIRx[0]
34	K1	VDDcore	86	U10	nSMRE	137	H17	RA[5] RA[6]	109	A8	VSS
35	L2	ADCVDD	87	T11	VSS	139	G16	RA[7]	191	B7	VDD
36	M3	ADCVDD	88	R12	VDD	140	F15	RA[8]	192	C6	SPITx[0]
37	M4	ADOVREI ADIN[0]	89	P12	nSMWE	140	F14	RA[9]	192	D6	nSPICS[0]
38	L1	ADIN[1]	90	U11	nSMWP	142	G17	SA10	194	A7	SPICLK[0]
39	M2	ADIN[1] ADIN[2]	90	T12	SMD[0]	142	F16	RA[10]	194	B6	SPICER[0]
40	N3	ADCVSS	92	R13	SMD[0] SMD[1]	143	E15	RA[10] RA[11]	195	C5	SPITx[1]
40	N4	nPMWAKEUP	93	P13	SMD[1] SMD[2]	145	E14	RA[12]	197	D5	nSPICS[1]
41	M1	nPOR	94	U12	SMD[2] SMD[3]	145	F17	VSS	197	A6	SPICLK[1]
42	N2	nRESET	95	T13	SMD[3] SMD[4]	140	E16	VDD	190	B5	2WSICLK
43	P3	PMBATOK	96	R14	SMD[4] SMD[5]	147	D15	RA[13]	200	C4	2WSICER 2WSIDAT
45	P4	nPLLENABLE	97	P14	SMD[5] SMD[6]	140	D13	RA[13]	200	D4	TIMER[0]
45	N1	nTEST	98	U13	SMD[0] SMD[7]	149	E17	RA[14] RA[15]	201	A5	TIMER[1]
47	R3	SCRST[0]	99	R15	ROMSWAP	151	C15	RA[16]	202	C3	TIMER[2]
48	P2	SCIO[0]	100	T14	BOOTSEL	152	D16	RA[17]	203	B4	TIMER[3]
49	P1	VSS	100	U14	nRCS[0]	153	D10	RA[18]	204	A4	PWM[0]
50	R1	VDD	101	U15	nRCS[1]	154	C17	RA[19]	205	A3	PWM[1]
51	R2	SCCLK[0]	102	T15	nRCS[2]	155	C16	RA[20]	200	B3	TESTSCAN
52	T1	SCPRES[0]	103	U16	nRCS[3]	156	B17	RA[21]	208	A2	SCANEN
52	11	30PRES[U]	104	010	11803[3]	001	DI/	RA[ZI]	208	AZ	SCANEN

2.3.1 LQFP Type Dimensions

- All dimensions in mm.




Figure 2-3. 208 LQFP Dimensions-1





Figure 2-4. 208 LQFP Dimensions-2 < Detail "A" (Scale 1/30) >






Figure 2-5. 208 CABGA Top and Side view




Figure 2-6. 208 CABGA Bottom view

2.4 Pin Descriptions

Table 2-2 describes the function of all the external signals to the HMS30C7210.

Туре	Description	Туре	Description
0	Output	AO	Analog Output
Ι	Input	Al	Analog Input
10	Input/Output	AIO	Analog Input/Output
IS	Input with Schmitt level input threshold	Р	Power input
U	Suffix to indicate integral pull-up	D	Suffix to indicate integral pull-down

Table 2-1 Pin Signal Type Definition

Function	Signal Name	Signal Type	LQFP Pin Number	Description
			179~183	LCD data bus
	LD[7:0]	0	186~188	LD[3:0] for 4bit bus LCD and LD[7:0] for 8-bit bus LCD
	LCP	0	176	LCD clock pulse
	LLP	0	173	LCD line pulse
LCD	LFP	0	177	LCD frame pulse
	LAC	0	174	LCD AC bias
	LCDEN	0	178	Display enable signal for LCD Enables high voltage to LCD
	LBLEN	0	175	LCD backlight enable
SMI	RA[23:0]	0	128~131 136~141 143~145 148~158	ROM address bus
(Static Memory Interface)	RD[15:0]	10	110~118 121~127	ROM data bus
	nRCS[3:0]	0	101~104	ROM chip select outputs
	nROE	0	107	ROM output enable signal
	nRWE[1:0]	0	108~109	ROM write enable signals
	RA[14:11],[9:0]	0	128~131 136~141 144~145 148~149	SDRAM address bus
	SA10	0	142	SDRAM address bus (for PRECHARGE command)
	RD[15:0]	10	110~118 121~127	SDRAM data bus
SDRAM Interface	SCLK	0	171	SDRAM clock output
	SCKE[1:0]	0	168~169	SDRAM clock enable outputs
	nRAS	0	165	SDRAM row address select output
	nCAS	0	164	SDRAM column address select output
	nSWE	0	163	SDRAM write enable output
	nSCS[1:0]	0	166~167	SDRAM chip select outputs
	DQML	0	161	SDRAM lower data byte enable
	DQMU	0	162	SDRAM upper data byte enable
	SCIO[1:0]	10	48,54	SmartCard data I/O (UART 0,1 Tx)
Smart Card	SCRST[1:0]	10	47,53	SmartCard reset outputs (UART 0,1 Rx)
Interface	SCPRES[1:0]	1	52,56	SmartCard presence detection (not used at UART mode)
(UART 0,1)	SCCLK[1:0]	0	51,55	SmartCard clock outputs (not used at UART mode)
UART 2	UART2Tx	0	58	UART2 serial data output
	UART2Rx		57	UART2 serial data input

2.4.1 External Signal Functions

Function	Signal Name	Signal Type	LQFP Pin Number	Description
UART 3	UART3Tx	0	60	UART3 serial data output
UART 5	UART3Rx		59	UART3 serial data input
IrDA	IrDA4Tx	0	62	IrDA serial data output (UART4 Tx)
(UART 4)	IrDA4Rx		61	IrDA serial data input (UART4 Rx)
	UART5Tx	0	78	UART5 serial data output
	UART5Rx		77	UART5 serial data input
UART 5	nUDCD	I	72	UART5 data carrier detect input
(For a Modem	nUDSR	I	73	UART5 data set ready input
device	nUCTS	I	74	UART5 clear to send input
application)	nUDTR	0	76	UART5 data terminal ready
	nURTS	0	75	UART5 request to send
	nURING		71	UART5 ring input signal
	SPITx[1:0]	0	192,196	SPI data output
SSI	SPIRx[1:0]	I	189,195	SPI data input
(SPI)	nSPICS[1:0]	0	193,197	SPI chip select signal
	SPICLK[1:0]	0	194,198	SPI clock output
2)///01	2WSICLK	10	199	2WSI clock input/output
2WSI	2WSIDAT	IO	200	2WSI data input/output
	USBP	AIO	26	USB positive signal
	USBN	AIO	25	USB negative signal
USB	USBVDD	Р	28	USB analog Vdd
	USBVSS	Р	27	USB analog Vss
	TIMER[3:0]	0	201~204	Timer data output
TIMER, PWM	PWM[1:0]	0	205~206	Pulse Width Modulator data output
	KSCANO[5:0]	0	9~14	Matrix keyboard scan output
Matrix Keyboard	KSCANI[5:0]	1	1~6	Matrix keyboard scan input
	SMD[7:0]	10	91~98	SMC bi-directional data signal
	nSMWP	0	90	SMC write protect
	nSMWE	0	89	SMC write enable
SMC	SMALE	0	83	SMC address latch enable
(SmartMedia	SMCLE	0	84	SMC command latch enable
Card)	nSMCD	1	79	SMC card detection signal
,	nSMCE	0	85	SMC chip enable
	nSMRE	0	86	SMC read enable
	nSMRB	1	82	SMC ready/busy signal
	TouchXP	10	65	Touch screen switch X-positive drive
	TouchXN	0	69	Touch screen switch X-negative drive
	TouchYP	10	68	Touch screen switch Y-positive drive
	TouchYN	0	70	Touch screen switch Y-negative drive
ADC	ADIN[2:0]	AI	37~39	ADC input for battery, touch
	RTCVDD	1	22	RTC Vdd
	ADCVDD	P	35	ADC analog Vdd
	ADCVSS	P	40	ADC analog Vss
	ADCVREF	AI	36	ADC reference voltage
	PLLVDD48M	Р	30	PLL 48MHz analog Vdd
	PLLVSS48M	P	29	PLL 48MHz analog Vss
PLL	PLLVDD60M	P	32	PLL 60MHz analog Vdd
	PLLVSS60M	P	31	PLL 60MHz analog Vss
GPIO	GPIOA[11:0]	г 10	1~6,9~14	General purpose input/output signals
	GPIOB[27:0]	10	47,48,51~65,68	General purpose input/output signals
	GPIOC[15:0]	Ю	79,82~86, 89~98	General purpose input/output signals

Function	Signal Name	Signal Type	LQFP	Description		
			Pin Number			
	GPIOD[24:0]	Ю	103,104,161~16 9,173~183,186~ 188	General purpose input/output signals		
	GPIOE[15:0]	10	189,192~206	General purpose input/output signals		
Boot	ROMSWAP		99	Swap internal ROM area / external Flash ROM area		
BUUL	BOOTSEL		100	Select boot bus width and direction (SMC/MMC)		
	nPOR	IS	42	Power on reset input. Schmitt level input with pull-up		
System	nPMWAKEUP	IS	41	Wake-up "on-key" input.		
System	nRESET	10	43	Reset input		
	PMBATOK	I	44	Main battery ok		
	RTCOSCIN	I	23	RTC oscillator input		
Oscillator	RTCOSCOUT	0	24	RTC oscillator output		
Uscillator	OSCIN	I	20	Main oscillator input		
	OSCOUT	0	21	Main oscillator output		
	VDDCore	Ρ	34,81,133, 185	Core Vdd supply (3.3V)		
	VSSCore	Р	33,80,132,184	Core Vss supply		
Digital Power / Ground	VDD	Ρ	8,50,67,88 106,120,135,14 7,160,172, 191	IO Vdd supply (3.3V)		
	VSS	Ρ	7,49,66,87 105,119,134,14 6,159,170, 190	IO Vss supply		
	ТСК	IU	16	JTAG boundary scan and debug test clock		
	nTRST	ID	18	JTAG boundary scan and debug test reset		
JTAG	TMS	IU	17	JTAG boundary scan and debug test mode select		
	TDI	IU	15	JTAG boundary scan and debug test data input		
	TDO	0	19	JTAG boundary scan and debug test data output		
	nPLLENABLE		45	PLL enable input		
Test	TESTSCAN	ID	207	Scan test mode enable		
1031	SCANEN	ID	208	Scan chain pass enable		
	nTEST	IU	46	Test mode select input		

Table 2-2 External Signal Functions

2.4.2 Pin Specific Description

Key to PAD types : O (Output), I (Input), IO (Input / Output), A (Analog), C (Crystal Oscillator), OD (Output Open Drain), S (Input Schmitt level), D (Input Pull-Down), U (Input Pull-Up), 1x (CMOS PAD 0.8mA), 8mA (TTL PAD)

D:	nTEST=1 && nF	PAD	PAD	Duite			
Pin	Primary	GPIO En	Muxed Func.	Direction	Гуре	Drive Size	Function
1	KSCANI[0]	GPIOA[0]		10		1x	Matrix Keyboard Scan Bus Input
2	KSCANI[1]	GPIOA[1]		10		1x	Matrix Keyboard Scan Bus Input
3	KSCANI[2]	GPIOA[2]		10		1x	Matrix Keyboard Scan Bus Input
4	KSCANI[3]	GPIOA[3]		10		1x	Matrix Keyboard Scan Bus Input
5	KSCANI[4]	GPIOA[4]		10		1x	Matrix Keyboard Scan Bus Input
6	KSCANI[5]	GPIOA[5]		10		1x	Matrix Keyboard Scan Bus Input
7	VSS						
8	VDD						
9	KSCANO[0]	GPIOA[6]		10	OD	1x	Matrix Keyboard Scan Bus Output
10	KSCANO[1]	GPIOA[7]		10	OD	1x	Matrix Keyboard Scan Bus Output
11	KSCANO[2]	GPIOA[8]		10	OD	1x	Matrix Keyboard Scan Bus Output
12	KSCANO[3]	GPIOA[9]		10	OD	1x	Matrix Keyboard Scan Bus Output
13	KSCANO[4]	GPIOA[10]		10	OD	1x	Matrix Keyboard Scan Bus Output
14	KSCANO[5]	GPIOA[11]		10	OD	1x	Matrix Keyboard Scan Bus Output
15	TDI				U		JTAG Data Input
16	TCK				U		JTAG Clock Input
17	TMS			I	U		JTAG Mode Sel.
18	nTRST				D		JTAG Reset
19	TDO			0		1x	JTAG Data Output
20	OSCIN			С			Main Oscillator In
21	OSCOUT						Main Oscillator Out
22	RTCVDD						RTC VDD
23	RTCOSCIN			Α			RTC Oscillator In
24	RTCOSCOUT			А			RTC Oscillator Out
25	USBN			Α			USB Transceiver Neg. Data I/O
26	USBP			Α			USB Transceiver Pos. Data I/O
27	USBVSS						
28	USBVDD						
29	PLLVSS48M						
30	PLLVDD48M						
31	PLLVSS60M						
32	PLLVDD60M						
33	VSScore			Α			Core VSS
34	VDDcore			А			Core VDD
35	ADCVDD						
36	ADCVREF			А			ADC Ref. Voltage
37	ADIN[0]			А			ADC Data Input
38	ADIN[1]			А			ADC Data Input
39	ADIN[2]			А			ADC Data Input
40	ADCVSS						
41	nPMWAKEUP			1	SU		Wake-up "On-Key" Input
42	nPOR				SU		Power On Reset Input
43	nRESET			10	U	1x	Reset Input
44	PMBATOK				U		Main Battery OK
45	nPLLENABLE			1			PLL Enable Input
46	nTEST			1	U		Test Mode Sel. In
47	UARTORx	GPIOB[0]	SCRST[0]	10	OD	1x	UART0 Rx (SmartCard Reset Output)
48	UART0Tx	GPIOB[1]	SCIO[0]	10	OD	1x	UART0 Tx (SmartCard Data I/O)
49	VSS						· · · · · ·

Pin	nTEST=1 && n	PAD	PAD	Drive			
FIII	Primary	GPIO En	Muxed Func.	Direction	Туре	Size	Function
50	VDD						
51	SCCLK[0]	GPIOB[2]		10	OD	1x	SmartCard Clock Output
52	SCPRES[0]	GPIOB[3]		10		1x	SmartCard Detect Input
53	UART1Rx	GPIOB[4]	SCRST[1]	10	OD	1x	UART1 Rx (SmartCard Reset Output)
54	UART1Tx	GPIOB[5]	SCIO[1]	10	OD	1x	UART1 Tx (SmartCard Data I/O)
55	SCCLK[1]	GPIOB[6]		10	OD	1x	SmartCard Clock Output
56	SCPRES[1]	GPIOB[7]		10		1x	SmartCard Detect Input
57	UART2Rx	GPIOB[8]		10		1x	UART2 Serial Data Input
58	UART2Tx	GPIOB[9]		10		1x	UART2 Serial Data Output
59	UART3Rx	GPIOB[10]		10		1x	UART3 Serial Data Input
60	UART3Tx	GPIOB[11]		10		1x	UART3 Serial Data Output
61	IrDA4Rx	GPIOB[12]	UART4Rx	10		1x	IrDA Serial Data Input (UART4 Rx)
62	IrDA4Tx	GPIOB[13]	UART4Tx	10		1x	IrDA Serial Data Output (UART4 Tx)
63	GPIOB14	GPIOB[14]		10		1x	General Purpose I/O (To Deep Sleep source)
64	GPIOB15	GPIOB[15]		10		1x	General Purpose I/O (HotSync wake-up source)
65	TouchXP	GPIOB[16]		10		1x	Touch Screen Switch X-Pos. Out
66	VSS						
67	VDD						
68	TouchYP	GPIOB[17]		10		1x	Touch Screen Switch Y-Pos. Out
69	TouchXN	GPIOB[18]		10		1x	Touch Screen Switch X-Neg. Out
70	TouchYN	GPIOB[19]		10		1x	Touch Screen Switch N-Neg. Out
71	nURING	GPIOB[20]		10		1x	UART5 Ring Input (Wakeup to PMU)
72	nUDCD	GPIOB[21]		10		1x	UART5 Data Carrier Detect In
73	nUDSR	GPIOB[22]		10		1x	UART5 Data Set Ready Input
74	nUCTS	GPIOB[23]		10		1x	UART5 Clear To Send Input
75	nURTS	GPIOB[24]		10		1x	UART5 Request To Send Output
76	nUDTR	GPIOB[25]		10		1x	UART5 Data terminal ready out
77	UART5Rx	GPIOB[26]		10		1x	UART5 Serial Data Input
78	UART5Tx	GPIOB[27]		10		1x	UART5 Serial Data Output
79	nSMCD	GPIOC[0]		10		1x	SMC card detect In
80 81	VSScore VDDcore						
82	nSMRB			10		1x	CMC ready/hugy in
83	SMALE	GPIOC[1] GPIOC[2]		10 10		1x 1x	SMC ready/busy in SMC address latch enable Output
84	SMCLE	GPIOC[2] GPIOC[3]		10		1x	SMC command latch enable Output
85	nSMCE	GPIOC[3] GPIOC[4]		10		1x 1x	SMC command later enable Output
86	nSMRE	GPIOC[4] GPIOC[5]		10		1x	SMC read En Out
87	VSS	01100[0]		10		14	Sivio read Eli Odi
88	VDD						
89	nSMWE	GPIOC[6]		10		1x	SMC write En Out
90	nSMWP	GPIOC[0] GPIOC[7]		10		1x	SMC write Protect Output
90	SMD[0]	GPIOC[7] GPIOC[8]		10		1x	SMC while Project Output SMC Bidir. Data I/O
92	SMD[0] SMD[1]	GPIOC[9]		10		1x	SMC Bidir. Data I/O
93	SMD[1] SMD[2]	GPIOC[10]		10		1x	SMC Bidir. Data I/O
94	SMD[3]	GPIOC[11]		10		1x	SMC Bidir. Data I/O
95	SMD[4]	GPIOC[12]		10		1x	SMC Bidir. Data I/O
96	SMD[5]	GPIOC[13]		10		1x	SMC Bidir. Data I/O
97	SMD[6]	GPIOC[14]		10		1x	SMC Bidir. Data I/O
98	SMD[7]	GPIOC[15]		10		1x	SMC Bidir. Data I/O
99	ROMSWAP					17	Swap Internal ROM/External FlashROM
100	BOOTSEL						Select BootBus Width or Method
100	nRCS[0]			0		3x	ROM Chip Sel. Out
102	nRCS[1]			0		3x	ROM Chip Sel. Out
102				~		•	

D:	nTEST=1 && I		PAD	D Drive			
Pin	Primary	GPIO En	Muxed Func.	PAD Direction	ГАД Туре	Size	Function
103	nRCS[2]	GPIOD[0]		10		3x	ROM Chip Sel. Out
104	nRCS[3]	GPIOD[1]		10		3x	ROM Chip Sel. Out
105	VSS						
106	VDD						
107	nROE			0		3x	ROM Out En Out
108	nRWE[0]			0		3x	ROM Write En Out
109	nRWE[1]			0		3x	ROM Write En Out
110	RD[0]		SD[0]	10		8mA	ROM Bidir. Data I/O
111	RD[1]		SD[1]	10		8mA	ROM Bidir. Data I/O
112	RD[2]		SD[2]	10		8mA	ROM Bidir. Data I/O
113	RD[3]		SD[3]	10		8mA	ROM Bidir. Data I/O
114	RD[4]		SD[4]	10		8mA	ROM Bidir. Data I/O
115	RD[5]		SD[5]	10		8mA	ROM Bidir. Data I/O
116	RD[6]		SD[6]	10		8mA	ROM Bidir. Data I/O
117	RD[7]		SD[7]	10		8mA	ROM Bidir. Data I/O
118	RD[8]		SD[8]	10		8mA	ROM Bidir. Data I/O
119	VSS						
120 121	VDD		000	10		0 m 1	DOM Bidir Data 1/0
	RD[9]		SD[9]	-		8mA	ROM Bidir. Data I/O ROM Bidir. Data I/O
122 123	RD[10] RD[11]		SD[10] SD[11]	10 10		8mA 8mA	ROM Bidir. Data I/O
123	RD[12]		SD[11]	10		8mA	ROM Bidir. Data I/O
124	RD[12]		SD[12] SD[13]	10		8mA	ROM Bidir. Data I/O
125	RD[13]		SD[13] SD[14]	10		8mA	ROM Bidir. Data I/O
120	RD[15]		SD[14] SD[15]	10		8mA	ROM Bidir. Data I/O
128	RA[0]		SA[0]	10		8mA	ROM Address Out
129	RA[1]		SA[1]	10		8mA	ROM Address Out
130	RA[2]		SA[2]	10		8mA	ROM Address Out
131	RA[3]		SA[3]	10		8mA	ROM Address Out
132	VSScore						
133	VDDcore						
134	VSS						
135	VDD						
136	RA[4]		SA[4]	10		8mA	ROM Address Out
137	RA[5]		SA[5]	10		8mA	ROM Address Out
138	RA[6]		SA[6]	10		8mA	ROM Address Out
139	RA[7]		SA[7]	10		8mA	ROM Address Out
140	RA[8]		SA[8]	10		8mA	ROM Address Out
141	RA[9]		SA[9]	10		8mA	ROM Address Out
142	SA10		SA[10]	0		8mA	ROM Address Out
143	RA[10]			10		8mA	ROM Address Out
144	RA[11]		SA[11]	10		8mA	ROM Address Out
145	RA[12]		SA[12]	10		8mA	ROM Address Out
146	VSS						
147	VDD		0.4/403	10		0	DOMAILURE O. I
148	RA[13]		SA[13]	10		8mA	ROM Address Out
149	RA[14]		SA[14]	10		8mA	ROM Address Out
150	RA[15]			10		8mA	ROM Address Out
151	RA[16]			0		8mA	ROM Address Out
152	RA[17]			0		8mA	ROM Address Out
153	RA[18]			0		8mA	ROM Address Out
154	RA[19]			0		8mA	ROM Address Out
155	RA[20]			0		8mA	ROM Address Out

Pin	nTEST=1 && nPLLENABLE=0			PAD	PAD	Drive	
FIII	Primary	GPIO En	Muxed Func.	Direction	Туре	Size	Function
156	RA[21]			0		8mA	ROM Address Out
157	RA[22]			0		8mA	ROM Address Out
158	RA[23]			0		8mA	ROM Address Out
159	VSS						
160	VDD						
161	DQML	GPIOD[2]		10		8mA	SDRAM Lower Data Mask Output
162	DQMU	GPIOD[3]		10		8mA	SDRAM Upper Data Mask Output
163	nSWE	GPIOD[4]		10		8mA	SDRAM Write Enable Output
164	nCAS	GPIOD[5]		10		8mA	SDRAM Column Address Select Out
165	nRAS	GPIOD[6]		10		8mA	SDRAM Row Address Select Out
166	nSCS[0]	GPIOD[7]		10		8mA	SDRAM Chip Select Output
167	nSCS[1]	GPIOD[8]		10		8mA	SDRAM Chip Select Output
168	SCKE[0]	GPIOD[9]		10		8mA	SDRAM Clock Enable Output
169	SCKE[1]	GPIOD[10]		10		8mA	SDRAM Clock Enable Output
170	VSS						· · · ·
171	SCLK			10		8mA	SDRAM Clock I/O (For FBCLK)
172	VDD						
173	LLP	GPIOD[11]		10		1x	LCD Line Pulse
174	LAC	GPIOD[12]		10		1x	LCD AC Bias
175	LBLEN	GPIOD[13]		10		1x	LCD Back-Light En
176	LCP	GPIOD[14]		10		1x	LCD Clock Pulse
177	LFP	GPIOD[15]		10		1x	LCD Frame Pulse
178	LCDEN	GPIOD[16]		10		1x	LCD Display En
179	LD[0]	GPIOD[17]		10		1x	LCD Data Bus
180	LD[1]	GPIOD[18]		10		1x	LCD Data Bus
181	LD[2]	GPIOD[19]		10		1x	LCD Data Bus
182	LD[3]	GPIOD[20]		10		1x	LCD Data Bus
183	LD[4]	GPIOD[21]		10		1x	LCD Data Bus
184	VSScore	01100[21]		10		IX	
185	VDDcore						
186	LD[5]	GPIOD[22]		10		1x	LCD Data Bus
187	LD[6]	GPIOD[23]		10		1x	LCD Data Bus
188	LD[7]	GPIOD[24]		10		1x	LCD Data Bus
189	SPIRx[0]	GPIOE[0]		10		1x	SPI Data In
190	VSS			10			
191	VDD						
192	SPITx[0]	GPIOE[1]		10		1x	SPI Data Output
193	nSPICS[0]	GPIOE[2]		10		1x	SPI Chip Select
194	SPICLK[0]	GPIOE[3]		10		1x	SPI Clock Output
194	SPIRx[1]	GPIOE[4]		10		1x	SPI Data In
195	SPITx[1]	GPIOE[5]		10		1x	SPI Data Output
190	nSPICS[1]	GPIOE[5] GPIOE[6]		10		1x	SPI Chip Select
197	SPICLK[1]	GPIOE[0] GPIOE[7]		10		1x	SPI Clock Output
190	2WSICLK	GPIOE[7] GPIOE[8]		10	OD	1x	2WSI Clock I/O
							2WSI Clock I/O 2WSI Data I/O
200 201	2WSIDAT TIMER[0]	GPIOE[9] GPIOE[10]		10 10	OD	1x 1x	Timer Data Output
201				10		1x 1x	
-	TIMER[1]	GPIOE[11] GPIOE[12]					Timer Data Output
203	TIMER[2]			10		1x 1x	Timer Data Output
204	TIMER[3]	GPIOE[13]		10		1x	Timer Data Output
205	PWM[0]	GPIOE[14]		10		1x	PWM Data Output
206	PWM[1]	GPIOE[15]		10	D	1x	PWM Data Output
207	TESTSCAN			1	D		TEST Signal Input
208	SCANEN			1	D		TEST Signal Input

3 ARM720T MACROCELL

3.1 ARM720T Macrocell

For details of the ARM720T, please refer to the ARM720T Data Sheet (DDI 0087).

4 MEMORY MAP

There are five main memory map divisions, outlined in Table 4-1 Top-level address map

Function	Base Address (Hex)	Size	Description
	0x0000.0000	2 Kbytes	Internal Boot ROM
	0x0000 0800		Reserved
Internal Boot ROM /	0x0100 0000	16 Mbytes	External Static Memory chip select 1
	0x0200 0000	16 Mbytes	External Static Memory chip select 2
External Static Memory	0x0300 0000	16 Mbytes	External Static Memory chip select 3
(ROMSWAP = 0)	0x0400 0000		Reserved
	0x1000.0000	16 Mbytes	External Static Memory chip select 0
	0x1100 0000		Reserved
	0x0000.0000	16 Mbytes	External Static Memory chip select 0
	0x0100 0000	16 Mbytes	External Static Memory chip select 1
Internal Boot ROM /	0x0200 0000	16 Mbytes	External Static Memory chip select 2
External Static Memory	0x0300 0000	16 Mbytes	External Static Memory chip select 3
(ROMSWAP = 1)	0x0400 0000	-	Reserved
	0x1000.0000	2 Kbytes	Internal Boot ROM
	0x1000 0800		Reserved
	0x3000 0000	-	Reserved
Internal SRAM	0x3FFF.E000	8 Kbytes	Internal SRAM
	0x4000.0000	32 Mbytes	SDRAM chip select 0
	0x4200.0000	32 Mbytes	SDRAM chip select 1
External SDRAM	0x4400.0000	-	SDRAM mode register chip 0
	0x4600.0000		SDRAM mode register chip 1
	0x4800 0000		Reserved
Darinharala	0x8000.0000		ASB, APB Peripherals
Peripherals	0x8006 3000		Reserved

Table 4-1 Top-level address map

When a ROMSWAP pin is set low, if a BOOTSEL pin is set high, the SMC(Nand Flash) can be used by connecting to EBI, and if a BOOTSEL pin is set low, the MMC can be used by connecting to SSI 0.

When a ROMSWAP pin is set high, if a BOOTSEL pin is set high, support External 16-bit Memory, and if a BOORSEL pin is set low, support External 8-bit Memory booting,

The external Static Memory has an address space of 64Mbytes that is split equally between four external Static Memory chip select. Actual address range for each chip select is 16Mbytes with 24 external address signals.




Figure 4-1. Internal Boot ROM / External Static Memory Map (ROMSWAP=0)





Figure 4-2. External Static Memory / Internal Boot ROM /Map (ROMSWAP=1)



There is a maximum of 64Mbytes of SDRAM space. The mode registers (in the SDRAM) are programmed by reading from 64Mbyte address space immediately above the SDRAM (over 0x4400.0000).

Figure 4-3. Internal SRAM / External SDRAM Memory Map

Function	Base Address (Hex)	Name	Description
	0x8000.0000	SDRAMC Base	SDRAM Controller
	0x8001.0000	PMU Base	PMU
ASB Peripherals	0x8002.0000	ExtFLASHC Base	External Bus Interface
	0x8003.0000	Reserved	
	0x8004.0000	ARMTest Base	To ARM CPU
	0x8005.0000	INTC Base	Interrupt Controller
	0x8005.1000	USB Base	USB Controller
	0x8005.2000	LCD Base	LCD Controller
	0x8005.3000	ADC Base	ADC Interface
	0x8005.4000	UART0 Base	UART0 (SCI0)
	0x8005.5000	UART1 Base	UART1 (SCI1)
	0x8005.6000	UART2 Base	UART2
	0x8005.7000	UART3 Base	UART3
	0x8005.8000	UART4 Base	UART4 (SIR)
APB Peripherals	0x8005.9000	UART5 Base	UART5 (Modem)
	0x8005.A000	SSI0 Base	SSI 0
	0x8005.B000	SSI1 Base	SSI 1
	0x8005.C000	SMC Base	SMC
	0x8005.D000	TIM Base	Timerx4 / PWMx2
	0x8005.E000	WDT Base	WDT
	0x8005.F000	RTC Base	RTC
	0x8006.0000	2WSBI Base	2WSBI
	0x8006.1000	KBD Base	Matrix Keyboard
	0x8006.2000	GPIO Base	GPIO

The peripheral address space is subdivided into two main areas: those on the ASB, the APB. The base address for the peripherals is given in Table 4-2: Peripherals base addresses.

Table 4-2 Peripherals Base Addresses

Reserved Reserved 0x8FFF FFFf 0x9000 0000 GPIO 0x8006 3000 0x9000 0000 GPIO 0x8006 2000 0x8006 1000 0x8006 1000 0x8000 0000 RTC 0x8005 F000 0x8005 0000 WDT 0x8005 E000 0x7000 0000 Reserved TIMER / PWM 0x8005 D000 SMC 0x8005 C000 0x8005 B000 0x8005 B000
0x9000 0000 GPIO 0x8006 3000 0x9000 0000 GPIO 0x8006 2000 0x8006 1000 0x8006 1000 0x8000 0000 RTC 0x8005 F000 0x8005 0000 WDT 0x8005 E000 0x7000 0000 Reserved TIMER / PWM 0x8005 C000 SSI 1 0x8005 B000
GPIO 0x8006 2000 0x9000 0000 KEYBOARD 0x8006 1000 0x8000 0000 2-Wire SBI 0x8006 0000 0x8000 0000 RTC 0x8005 F000 0x8000 0000 WDT 0x8005 E000 0x7000 0000 Reserved SMC 0x8005 C000 SSI 1 0x8005 B000
0x9000 0000 2-Wire SBI 0x8006 1000 0x8000 0000 RTC 0x8005 F000 0x8000 0000 WDT 0x8005 E000 0x7000 0000 Reserved TIMER / PWM 0x8005 C000 SMC 0x8005 C000 0x8005 B000 0x8005 B000
Ox8000 0000 Internal Peripherals Z=Wire SBI Ox8006 0000 0x8000 0000 RTC 0x8005 F000 WDT 0x8005 E000 0x7000 0000 SMC 0x8005 C000 Reserved SSI 1 0x8005 B000
0x8000 0000 WDT 0x8005 F000 0x7000 0000 Reserved TIMER / PWM 0x8005 D000 0x7000 0000 SMC 0x8005 C000 Reserved SSI 1 0x8005 B000
0x7000 0000 Reserved 0x8005 E000 0x7000 0000 SMC 0x8005 D000 Reserved SSI 1 0x8005 B000
0x7000 0000 Reserved Reserved N N N N N N N N N N N N N
0x1000 0000 0x8005 C000 Reserved SSI 1 0x8005 B000
Reserved () 0x8005 B000
0x6000 0000 SSI 0 0x8005 A000
UART 5 0x8005 9000
0x5000 0000
UART 3 0x8005 7000
External SDRAM UART 2 0x8005 6000
0x4000 0000 SCI 1 / UART 1 0x8005 5000
Internal SRAM SCI 0 / UART 0 0x8005 4000
0x3000 0000 ADC 0x8005 3000
Reserved LCD 0x8005 2000
0x2000 0000
INTC 0x8005 0000
ARM TEST 0x8004 0000
0x1000 0000 Reserved 0x8003 0000
0x0000 0000
SDRAMC 0x8000 0000

Figure 4-4. Peripherals Address Map

5 Internal Boot ROM

HMS30C7210 has Internal boot ROM. Boot ROM's role load user's image code from external EBI NAND Flash / MMC connected SSI to Internal SRAM (8kbytes) and jumps to user's image code at Internal SRAM.

Like previous explanation, HMS30C7210 has two internal booting modes [NAND / MMC]. Each mode setting is decided as two external pin [ROMSWAP (99), BOOTSEL (100)] states.

Initially contents of copied image code from NAND / MMC to Internal SRAM are SDRAM initialization routine, copy routine from boot loader or executive binary image to SDRAM and jump to SDRAM starting address.

5.1 Hardware Setting

HMS30C7210 can boot internal Boot ROM [ROMSWAP=0] and external memory [ROMSWAP=1]. If it is set to internal Boot ROM, it can be NAND [BOOTSEL=1]/MMC [BOOTSEL=0] boot mode setting.

ROMSWAP	BOOTSEL	BOOT MODE
LOW (=0)	LOW (=0)	MMC
LOW (-0)	HIGH (=1)	NAND
HIGH (=1)	LOW (=0)	8 BIT
пюп (-1)	HIGH (=1)	16 BIT

Table 5-1. Pin Configuration

5.2 Software Setting

If it is decided on internal booting mode at H/W, you can program code to copy from NAND/MMC to Internal SRAM. Internal SRAM has 8Kbytes. So size of code, data and stack don't have over 8Kbytes. Presently code and data size is Max. 7.5Kbytes, stack size can use 0.5Kbytes. Following figure show S/W flows.




Figure 5-1. Software Boot Flows

- After power on, internal boot ROM copies executive code (NAND/MMC address 0x00) from NAND/MMC to internal SRAM.
- Internal SRAM code from NAND/MMC has SDRAM controller initialization routine, copy other executive binary code from NAND/MMC to SDRAM and jump to SDRAM start address.

Used NAND/MMC map is following table.

Address	Discription
0x0000 0000 ~ 0x0000 3FFF	Boot 0 (no change) Iram2dram.axf
0x0000 4000 ~ 0x0000 7FFF	Boot 1 (no change) Iram2dram.axf
0x0000 8000 ~	Binary image (SDRAM no initialization)

Table 5-2. NAND / MMC Map

There are Boot0, Boot1 area in NAND/MMC. If Boot0 don't operate correctly, boot ROM uses Boot1 area in internal Boot Program. Also user's binary program don't initialize SDRAM init routine.

6 PMU & PLL

The HMS30C7210 is designed primarily for smart card reader and other portable computing applications. Therefore there are 4 operating modes to reduce power consumption and extend battery life.

- RUN normal operation (typically used for CPU-intensive tasks).
- SLOW half-speed operation used in the application demanding low computing power.
- IDLE where the CPU operation is halted but peripherals continue their operations (such as screen refresh, or serial communications).
- SLEEP & DEEP SLEEP This mode will be perceived as `off' by the user, but the SDRAM contents are preserved and only the real-time clock is running.

The transition between these modes is controlled by the PMU (see also Section 6.4 Power management). The PMU is an ASB slave unit to allow the CPU to access (read/write) its control registers, and is an ASB master unit to provide the mechanism for stopping the ARM core's internal clock.




Figure 6-1. PMU Block Diagram

6.1 External Signals

Pin Name	Туре	Description	
nPOR	IS	Power on reset input. Schmitt level input with pull-up	
nPMWAKEUP	IS	Wake-up "on-key" input.	
nRESET	I/O	Reset input	
PMBATOK		Main battery ok	
GPIOB[14]		To-deep-sleep input from GPIOB[14]	
GPIOB[15]		HotSync request from PORTB[15]	

Refer to Figure 2-1. 208 Pin diagram.

6.2 Registers

Address	Name	Width	Default	Description	
0x8001.0000	PMUMR	4	0x0	PMU Mode Register	
0x8001.0010	PMUIDR	32	0x0072100	PMU ID Register	
0x8001.0020	PMURSR	27	-	PMU Reset/Status Register	
0x8001.0028	PMUCCR	16	0x2F	PMU Clock Control Register	
0x8001.0030	PMUDCTR	18	-	PMU Debounce Counter Test Register	
0x8001.0038	PMUTR	8	0x0	PMU Test Register	

Table 6-1. PMU Register Summary

6.2.1 PMU Mode Register (PMUMR)

This read/write register is to change from RUN mode or SLOW mode into a different mode. The PMU mode encoding is shown below. The register can only be accessed in RUN mode or SLOW mode (these are the only modes in which the processor is active). Therefore, the processor will never be able to read values for modes other than mode 0x00 and mode 0x01. A test controller may read other values as long as clocks are enabled in every PMU mode by the bit 8 of the PMU Debounce Counter Test Register (PMUDCTR). For more information, please refer to 6.2.5.

	31		3	2	1	0	
	Reserved	Reserved	WAKEUP CTRL	MODESEL[2:0]			

Bits	Туре	Function							
31:4	-	Reserved							
3	R/W	Wake-up C	Control						
		0 = Prever	t the PMU from exiting the DEEP SLEEP mode when the pin PMBATOK is inactive.						
		1 = Allow t	he PMU to exit the DEEP SLEEP mode even if the pin PMBATOK is inactive.						
2:0	R/W	MODE Sel	lection						
		he read value is the current PMU mode.							
		In writes, the write value is the target mode at which the PMU will arrive eventually.							
		Value	PMU mode encoding						
		0x04	Initialization mode						
		0x01	RUN mode						
		0x00	SLOW mode						
		0x02	IDLE mode						
		0x03	SLEEP mode						
		0x07	DEEP SLEEP mode						
		Note All o	other values in the above table are undefined.						

6.2.2 PMU ID Register (PMUID)

This read-only register returns a unique chip revision ID. Revision 0 of the HMS30C7210 device (the first revision) will return the constant value 0x00721000.

0x800	10010	
	31	 0
	0x00721000	

6.2.3 PMU Reset/Status Register (PMURSR)

This read/write register provides information on power-on reset and the PLL status as well as wakeup and interrupt events. The PMURSR also provides software-initiated warm reset, and wakeup and interrupt masking The allocation is shown in the following two tables: PMURSR Bits. The event bits in this register are `sticky' bits. For a definition of a sticky bit, please refer to 5.2.3 Wake-up Debounce and Interrupt. Generally, this register will be read each time the ARM exits from reset mode, so that the ARM can identify what event has caused it to exit from reset mode.

0x80010020

31	30	29	28	27	26	25	24
Reserved	Reserved	Reserved	Reserved	Reserved	WARM RESET	HOTSYNC DBEN	WARM RST DBEN
23	22	21	20	19	18	17	16
PFAIL DBEN	MRING DBEN	ONKEY DBEN	HOTSYNC WAKEN	WARM RST WAKEN	RTC WAKEN	MRING WAKEN	ONKEY WAKEN
15	14	13	12	11	10	9	8
HOTSYN	C PFAIL INTREN	RTC INTREN	MRING INTREN	ONKEY INTREN	HOTSYNC EVT	WDT RST EVT	WARM RST EVT
7	6	5	4	3	2	1	0
PFAIL EVT	RTC EVT	MRING EVT	ONKEY EVT	FPLL Un-LOCK	CPLL Un-LOCK	DEEP EVT	POR EVT

Bits	Туре	Function
31:27	-	Reserved
26	W	Software Warm Reset.
		Writing a `1' to this bit causes nRESET and the ASB system reset to be asserted.
		Writing a `0' to this bit has no effect.
25	R/W	Debounce Enable of Hot Sync Event.
		0 = Disable debouncing of hot sync event.
		1 = Enable debouncing of hot sync event (default).
24	R/W	Debounce Enable of Warm Reset Event.
		0 = Disable debouncing of warm reset event.
		1 = Enable debouncing of warm reset event (default).
23	R/W	Debounce Enable of Power Fail Event.
		0 = Disable debouncing of power fail event.
		1 = Enable debouncing of power fail event (default).
22	R/W	Debounce Enable of Modem Ring Indicator Event.
		0 = Disable debouncing of modem ring indicator event.
		1 = Enable debouncing of modem ring indicator event (default).
21	R/W	Debounce Enable of On Key Event.
		0 = Disable debouncing of on key event.
		1 = Enable debouncing of on key event (default).
20	R/W	Wake-up Enable of Hot Sync Event.
		0 = Disable CPU wake-up due to hot sync event (default).
		1 = Enable CPU wake-up due to hot sync event.
19	R/W	Wake-up Enable of External Warm Reset Event.
		0 = Disable CPU wake-up due to external warm reset event (default).
		1 = Enable CPU wake-up due to external warm reset event.
18	R/W	Wake-up Enable of RTC Alarm Event
		0 = Disable CPU wake-up due to RTC alarm event (default).
		1 = Enable CPU wake-up due to RTC alarm event.
17	R/W	Wake-up Enable of Modem Ring Indicator Event
		0 = Disable CPU wake-up due to modem ring indicator event (default).
		1 = Enable CPU wake-up due to modem ring indicator event.
16	R/W	Wake-up Enable of On Key Event.
		0 = Disable CPU wake-up due to on key event (default).
		1 = Enable CPU wake-up due to on key event.

15	R/W	Interrupt Mask of Hot Sync Event.
		0 = Disable PMU interrupt due to hot sync event (default). 1 = Enable PMU interrupt due to hot sync event.
14	R/W	Interrupt Mask of Power Fail Event.
		0 = Disable PMU interrupt due to power fail event (default).
13	R/W	1 = Enable PMU interrupt due to power fail event. Interrupt Mask of RTC Alarm Event
10	1.7.4.4	0 = Disable PMU interrupt due to RTC alarm event (default).
		1 = Enable PMU interrupt due to RTC alarm event.
12	R/W	Interrupt Mask of Modem Ring Indicator Event
		0 = Disable PMU interrupt due to modem ring indicator event (default).
		1 = Enable PMU interrupt due to modem ring indicator event.
11	R/W	Interrupt Mask of On Key Event
		0 = Disable PMU interrupt due to on key event (default).
10	R/W	1 = Enable PMU interrupt due to on key event. Hot Sync Event (IRQ from GPIOB[15])
10	1.7.4.4	In reads.
		0 = No hot sync event has occurred since last cleared;
		1 = Hot sync event has occurred since last cleared.
		In writes, writing a `1' to this bit causes it to be cleared.
		When set, a PMU interrupt is generated if PMURSR[15] (HOTSYNC INTREN) is also set.
9	R/W	Watch Dog Timer Reset Event (a kind of warm reset)
		In reads,
		0 = No watch dog timer reset event has occurred since last cleared;
		1 = watch dog timer reset event has occurred since last cleared. In writes, writing a `1' to this bit causes it to be cleared.
8	R/W	Warm (External or Software) Reset Event
		In reads,
		0 = No warm reset event has occurred since last cleared;
		1 = Warm reset event has occurred since last cleared.
		In writes, writing a `1' to this bit causes it to be cleared.
7	R/W	Power Fail Event (Adaptor Not OK, Low PMBATOK)
		In reads, 0 = No neuror fail event has begurred since last descred:
		0 = No power fail event has occurred since last cleared; 1 = Power fail event has occurred since last cleared.
		In writes, writing a `1' to this bit causes it to be cleared.
		When set, a PMU interrupt is generated if PMURSR[14] (PFAIL INTREN) is also set.
6	R/W	RTC (Real Time Clock) Alarm Event
		In reads,
		0 = No RTC alarm event has occurred since last cleared;
		1 = RTC alarm event has occurred since last cleared.
		In writes, writing a `1' to this bit causes it to be cleared. When set, a PMU interrupt is generated if PMURSR[13] (RTC INTREN) is also set.
5	R/W	Modem Ring Indicator Event (Low nMRING)
0	1.7.7.7	In reads,
		0 = No modem ring indicator event has occurred since last cleared;
		1 = Modem ring indicator event has occurred since last cleared.
		In writes, writing a `1' to this bit causes it to be cleared.
		When set, a PMU interrupt is generated if PMURSR[12] (MRING INTREN) is also set.
4	R/W	On Key Event (Low nPMWAKEUP)
		In reads, 0 = No on kow ownet has occurred since last cleared:
		0 = No on key event has occurred since last cleared; 1 = On key event has occurred since last cleared.
		In writes, writing a `1' to this bit causes it to be cleared.
		When set, a PMU interrupt is generated if PMURSR[11] (ONKEY INTREN) is also set
3	R/W	FCLK PLL Un-Lock Event
		In reads,
		0 = FCLK PLL has been locked since last cleared;
		1 = FCLK PLL has fallen out of lock since last cleared.
		In writes, writing a `1' to this bit causes it to be cleared.
2	R/W	CCLK PLL Un-Lock Event
		In reads,

		0 = CCLK PLL has been locked since last cleared;
		1 = CCLK PLL has fallen out of lock since last cleared.
		In writes, writing a `1' to this bit causes it to be cleared.
1	R/W	DEEP SLEEP Event
		In reads,
		0 = PMU has not entered the DEEP SLEEP mode since last cleared;
		1 = PMU has entered the DEEP SLEEP mode since last cleared.
		In writes, writing a `1' to this bit causes it to be cleared.
0	R/W	Power-on Reset Event
		In reads,
		0 = No power-on reset event has occurred since last cleared;
		1 = Power-on reset event has occurred since last cleared.
		In writes, writing a `1' to this bit causes it to be cleared.

6.2.4 PMU Clock Control Register (PMUCCR)

This register is used to control the two PLLs (FCLK and CCLK PLLs) and three main clocks (FCLK, CCLK and VCLK). The six bits of the PMUCCR are used to compose the input pins of the FCLK PLL for frequency selection and thus define the frequency of the FCLK. The default value (after power-on reset) for this register is 0x2F.

0x8	<u>001</u>	002)Q
0.00	υυι	002	-0

15	14	13	12	11	10	9	8
CCLK ENABLE	VCLK ENABLE	VCLK SEL	Reserved	Reserved	Reserved	Reserved	Reserved
7	6	5	4	3	2	1	0
FCLK MUTE CTRL	FFREQ UPDATE CTRL	FCLK PLL FRE	Q[5:0]				

Bits	Туре	Function	
31:16	-	Reserved	
15	R/W	CCLK Enab	ble
			CLK is disabled.
		1 = The CC	CLK is enabled. (48MHz USB clock source)
14	R/W	VCLK Enab	ble
		0 = The VC	CLK is disabled.
		1 = The VC	CLK is enabled. (LCD clock source from FCLK or CCLK)
13	R/W	VCLK Sele	ct
		0 = The VC	CLK uses the clock source of the FCLK as its clock source.
		1 = The VC	CLK uses the clock source of the CCLK as its clock source.
12:8	R/W	Reserved	
7	R/W	FCLK Mute	e Control
			CLK is muted when the FCLK PLL is out of lock.
			CLK is only muted during power-on reset. Subsequent unlock condition does not mute the FCLK. Allows
		•	nanges to the clock frequency without halting execution. Care: this only will be legal if FCLK PLL is
			ped (i.e. will not exhibit overshoot in its lock behavior).
6	R/W		Frequency Update Control
			itten value to the bits[5:0] of the PMUCCR is transferred to a 6-bit temporary register, not the
			5:0]. After that, if the CPU enters the DEEP SLEEP mode, the value in the temporary register is
			to the bits[5:0] of the PMUCCR and thus the frequency control of the FCLK PLL is updated. And then,
			PLL comes to life with the new frequency when the CPU exits the DEEP SLEEP mode.
		1 = The PN	/UCCR[5:0] and the frequency of the FCLK PLL is updated immediately after writing to the
		1 = The PN PMUCCR[5	/IUCCR[5:0] and the frequency of the FCLK PLL is updated immediately after writing to the 5:0].
5:0	R/W	1 = The PN PMUCCR[5	/UCCR[5:0] and the frequency of the FCLK PLL is updated immediately after writing to the
5:0	R/W	1 = The PM PMUCCR[5 FCLK PLL	/IUCCR[5:0] and the frequency of the FCLK PLL is updated immediately after writing to the 5:0]. Frequency Control
5:0	R/W	1 = The PM PMUCCR[5 FCLK PLL	/IUCCR[5:0] and the frequency of the FCLK PLL is updated immediately after writing to the 5:0].
5:0	R/W	1 = The PM PMUCCR[5 FCLK PLL	/IUCCR[5:0] and the frequency of the FCLK PLL is updated immediately after writing to the 5:0]. Frequency Control
5:0	R/W	1 = The PM PMUCCR[5 FCLK PLL Value Bit[5]= 0	AUCCR[5:0] and the frequency of the FCLK PLL is updated immediately after writing to the 5:0]. Frequency Control Frequency
5:0	R/W	1 = The PM PMUCCR[5 FCLK PLL Value Bit[5]= 0 0x0C	/IUCCR[5:0] and the frequency of the FCLK PLL is updated immediately after writing to the 5:0]. Frequency Control
5:0	R/W	1 = The PM PMUCCR[5 FCLK PLL Value Bit[5]= 0	AUCCR[5:0] and the frequency of the FCLK PLL is updated immediately after writing to the 5:0]. Frequency Control Frequency 21 MHz
5:0	R/W	1 = The PM PMUCCR[5 FCLK PLL Value Bit[5]= 0 0x0C 0x0D 0x0E	AUCCR[5:0] and the frequency of the FCLK PLL is updated immediately after writing to the 5:0]. Frequency Control Frequency 21 MHz 22.5 MHz
5:0	R/W	1 = The PM PMUCCR[5 FCLK PLL Value Bit[5]= 0 0x0C 0x0D	AUCCR[5:0] and the frequency of the FCLK PLL is updated immediately after writing to the 5:0]. Frequency Control Frequency 21 MHz 22.5 MHz 24 MHz
5:0	R/W	1 = The PM PMUCCR[5 FCLK PLL Value Bit[5]= 0 0x0C 0x0D 0x0E 0x0F	AUCCR[5:0] and the frequency of the FCLK PLL is updated immediately after writing to the 5:0]. Frequency Control Frequency 21 MHz 22.5 MHz 24 MHz 25.5 MHz
5:0	R/W	1 = The PM PMUCCR[5 FCLK PLL Value Bit[5]= 0 0x0C 0x0D 0x0E 0x0F 0x10	AUCCR[5:0] and the frequency of the FCLK PLL is updated immediately after writing to the 5:0]. Frequency Control Frequency 21 MHz 22.5 MHz 24 MHz 25.5 MHz 27 MHz
5:0	R/W	1 = The PM PMUCCR[5 FCLK PLL Bit[5]= 0 0x0C 0x0D 0x0E 0x0F 0x10 0x11	AUCCR[5:0] and the frequency of the FCLK PLL is updated immediately after writing to the 5:0]. Frequency Control Frequency 21 MHz 22.5 MHz 24 MHz 25.5 MHz 27 MHz 28.5 MHz
5:0	R/W	1 = The PM PMUCCR[5 FCLK PLL 1 Value Bit[5]= 0 0x0C 0x0D 0x0E 0x0F 0x10 0x11 0x12	AUCCR[5:0] and the frequency of the FCLK PLL is updated immediately after writing to the 5:0]. Frequency Control Frequency 21 MHz 22.5 MHz 24 MHz 25.5 MHz 27 MHz 28.5 MHz 30 MHz
5:0	R/W	1 = The PM PMUCCR[5 FCLK PLL 1 Value Bit[5]= 0 0x0C 0x0D 0x0E 0x0F 0x10 0x11 0x12 0x13	AUCCR[5:0] and the frequency of the FCLK PLL is updated immediately after writing to the 5:0]. Frequency Control Frequency 21 MHz 22.5 MHz 24 MHz 25.5 MHz 27 MHz 28.5 MHz 30 MHz 31.5 MHz
5:0	R/W	1 = The PM PMUCCR[5 FCLK PLL 1 Value Bit[5]= 0 0x0C 0x0D 0x0E 0x0F 0x10 0x11 0x12 0x13 0x14	AUCCR[5:0] and the frequency of the FCLK PLL is updated immediately after writing to the 5:0]. Frequency Control Frequency 21 MHz 22.5 MHz 24 MHz 25.5 MHz 27 MHz 28.5 MHz 30 MHz 31.5 MHz 33 MHz
5:0	R/W	1 = The PM PMUCCR[5 FCLK PLL 1 Value Bit[5]= 0 0x0C 0x0D 0x0E 0x0F 0x10 0x11 0x12 0x13 0x14 0x15	AUCCR[5:0] and the frequency of the FCLK PLL is updated immediately after writing to the 5:0]. Frequency Control Frequency 21 MHz 22.5 MHz 24 MHz 25.5 MHz 27 MHz 28.5 MHz 30 MHz 31.5 MHz 33 MHz 34.5 MHz
5:0	R/W	1 = The PM PMUCCR[5 FCLK PLL 1 Value Bit[5]= 0 0x0C 0x0D 0x0E 0x0F 0x10 0x11 0x12 0x13 0x14 0x15 0x16	AUCCR[5:0] and the frequency of the FCLK PLL is updated immediately after writing to the 5:0]. Frequency Control Frequency 21 MHz 22.5 MHz 24 MHz 25.5 MHz 27 MHz 28.5 MHz 30 MHz 31.5 MHz 33 MHz 34.5 MHz 36 MHz
5:0	R/W	1 = The PM PMUCCR[5 FCLK PLL 1 Value Bit[5]= 0 0x0C 0x0D 0x0E 0x0F 0x10 0x11 0x12 0x13 0x14 0x15 0x16 0x17	AUCCR[5:0] and the frequency of the FCLK PLL is updated immediately after writing to the 5:0]. Frequency Control Frequency 21 MHz 22.5 MHz 24 MHz 25.5 MHz 27 MHz 28.5 MHz 30 MHz 31.5 MHz 33 MHz 34.5 MHz 36 MHz 37.5 MHz

43.5 MHz 0x1B 0x1C 45 MHz 0x1D 46.5 MHz 0x1E 48 MHz UNPREDICTABLE otherwise Value Frequency Bit[5] = 1 0x25 21 MHz 0x26 24 MHz 0x27 27 MHz 0x28 30 MHz 33 MHz 0x29 0x2A 36 MHz 39 MHz 0x2B 42 MHz 0x2C 0x2D 45 MHz 0x2E 48 MHz 0x2F 51 MHz (default) 54 MHz 0x30 0x31 57 MHz 60 MHz 0x32 0x33 63 MHz 0x34 66 MHz 0x35 69 MHz 0x36 72 MHz 75 MHz 0x37 0x38 78 MHz 0x39 81 MHz 84 MHz 0x3A 0x3B 87 MHz 0x3C 90 MHz 0x3D 93 MHz 0x3E 96 MHz

UNPREDICTABLE otherwise

IF BIT 6 (FCLK Frequency Update Control) is `0'

When the CPU core writes to bits[5:0] of this register, these bits are stored in a temporary buffer, which is not transferred to the input pins of the FCLK PLL until the next time the CPU enters the DEEP SLEEP mode. This means that for a new value to take effect, it is necessary for the device to enter the DEEP SLEEP mode first.

IF BIT 6 (FCLK Frequency Update Control) is `1'

The first effect that writing a new value to bits [5:0] will have is that the FCLK PLL will go out of lock, and the clock control circuit will immediately inhibit FCLK and BCLK, without first verifying that SDRAM operations have completed.

6.2.5 PMU Debounce Counter Test Register (PMUDCTR)

0x80010030

23	2	2	21	20	19	18	17	16
Reserve	d F	Reserved	Reserved	Reserved	Reserved	Reserved	RST DB CTRL	CLK32K EXTSEL
15	1	4	13	12	11	10	9	8
DBGPIO	DA E	DBSEL[3:0]				CLK15	CLK31	CLK62
7	6	i	5	4	3	2	1	0
CLK125	C	CLK500	CLK1K	CLK2K	CLK4K	DBCNT[2:0]		
Bits	Туре	Function						
		Read			W	rite		
31:18	-	Reserved						
17	R	This is se 0 = Deboi	uncing time of wa	ue of the pin TDI (rm reset (or powe	er on reset) is sho	up resistor) during rt since the debou g since the debou	ince counter use	
16	R/W	External 0 0 = Use th		he 32-KHz input ((from the TBFCL)		Hz input clock in	the TIC test mod	e (nTEST = '0') to
					e debounce clock.			
15	R/W	0 = Selec		nter other than G		counters as the bit 2:0] of the PMUD		TR in read.
		0x0 0x1 0x2 0x3 0x4 0x5	Power fail e Warm reset Hot sync ev	indicator event vent event ent (GPIOB[15])				
		UNFRED	IODeepSiee	p event (GPIOB[´ se.	14])			
14:11	R/W	When DB Value 0x0 0x1 0x2 0x3 0x4 0x5 0x6 0x7 0x8 0x9 0xA	ICTABLE otherwi GPIOA (PMUDC' Function GPIOA[0] GPIOA[1] GPIOA[2] GPIOA[2] GPIOA[3] GPIOA[3] GPIOA[4] GPIOA[5] GPIOA[5] GPIOA[6] GPIOA[7] GPIOA[9] GPIOA[10]	se.	14])			
		When DB Value 0x0 0x1 0x2 0x3 0x4 0x5 0x6 0x7 0x8 0x7 0x8 0x9 0xA 0xB 15.625-Hz	ICTABLE otherwi GPIOA (PMUDC' Function GPIOA[0] GPIOA[1] GPIOA[2] GPIOA[2] GPIOA[3] GPIOA[4] GPIOA[5] GPIOA[5] GPIOA[6] GPIOA[7] GPIOA[8] GPIOA[9] GPIOA[10] GPIOA[11] z CLK	se. [R[15]) is set,	-			
14:11	R/W R	When DB Value 0x0 0x1 0x2 0x3 0x4 0x5 0x6 0x7 0x8 0x9 0xA 0x8 0x9 0xA 0xB 15.625-Hz 15.625-Hz	ICTABLE otherwi GPIOA (PMUDC' Function GPIOA[0] GPIOA[1] GPIOA[2] GPIOA[2] GPIOA[3] GPIOA[4] GPIOA[5] GPIOA[5] GPIOA[6] GPIOA[7] GPIOA[8] GPIOA[9] GPIOA[10] GPIOA[11] z CLK z debouncing CLI	se. [R[15]) is set, (derived from the	PRTC clock.	Todeepsleep ever	nts and GPIOA v	alues.

8	R	62.5-Hz CLK 62.5-Hz CLK derived from the RTC clock.
7	R	125-Hz CLK derived from the RTC clock.
6	R	500-Hz CLK derived from the RTC clock.
5	R	1-KHz CLK 1-KHz CLK derived from the RTC clock.
4	R	2-KHz CLK 2-KHz CLK derived from the RTC clock.
3	R	4-KHz CLK 4-KHz CLK derived from the RTC clock.
2:0	R	Selected Debounce Counter Debounce counter selected by the bits[15:11] of the PMUDCTR.

In order that the debounce counters (which would normally be clocked at 250 Hz or 15.625 Hz) may be independently exercised and observed, the counters may be triggered and observed using the above registers. This register is for the test purpose only and not required in normal use.

PMU Test Register (PMUTR) 6.2.6

This register is used to control the PMU operation in the TIC test mode. This register is for test purpose only and not required in normal use.

0x80

7		6	5	4	3	2	1	0
CLK BY		NPLLE		PQCLK BYPASS CTRL	CCLK BYPASS SELECT	BCLK BYPASS	CLK ENFORCE	PMUTEST
Bits	Туре		Function					
1:8	-		Reserved					
7	R		If this value is '1', th the pins.	le ame value of the inpu le clocks (of the syste s '0', and the clocks a	m, USB, LCD, et	c.) are provided u	sing external bypa	ss clocks from
6:5	R		Intermediate PLL E			ł	Ls (FPLL and CPL	L) are enabled.
4	R/W		1 = When nPLLEN	is Control ABLE is '1', the PCLK ABLE is '1', the PCLK the CCLK as its sour	and QCLK are p	, ,,		that uses
3	R/W		Bypass Clock Select 0 = CCLK uses TBC		ocks used when t			IC test mode.
2	R/W		BCLK Bypass Enat 0 = BCLK is derived		ock lagging behin	d the FCLK by 90		
1	R/W		Clock Enforce 0 = The FCLK, BCL	K, VCLK and CCLK a.K, VCLK and CCLK a	are disabled in the	e DEEP SLEEP m	(/	DEEP SLEEP
)	R/W		PMUTEST 0 = The PMU has k 1 = The PMU has h	ower priority than the igher priority than the TIC-testing the PMU)	TIC controller in			TIC test mode

6.3 **PMU Functions**

Clock Generator

The Clock generator in the PMU is responsible for controlling the PLLs and masking clocks by AND-gating while the PLL outputs are unstable, and ensures that clocks are available during test modes and during RESET sequences.

FCLK (ARM Processor and SDRAM controller clock)

This clock is derived from the FCLK PLL (FPLL) whose frequency is programmable between 21 MHz and 96 MHz using the LSB 6 bits of the PMUCCR (PMU Clock Control Register). Its default frequency is 51 MHz.

There are two methods for updating frequency, depending upon the state of the bit 6 of the PMUCCR (see PMUCCR register on Section 5.3.4). If the bit 6 is set, then any data written to the bits [5:0] of the PMUCCR are immediately transferred to the pins of FPLL, thus causing the loop to unlock and to mute FCLK. This is only a safe mode of operation if FPLL frequency and mark-space ratio is guaranteed to be within limits immediately after lock time. If the bit 6 is not set, then the HMS30C7210 must enter DEEP SLEEP mode before the written bits [5:0] of the PMUCCR register are transferred to the FPLL.

To switch between the two frequencies when the bit 6 is not set:

- Software writes the new value into the PMUCCR register.
- Set a Real Time Clock (RTC) Alarm to wake up the HMS30C7210 in 2 seconds.
- Enter DEEP SLEEP mode by writing 0x7 to the bits [2:0] of the PMU Mode Register (PMUMR).
- The HMS30C7210 will resurrect with FPLL running at the new frequency by the preset RTC Alarm.

To switch between the two frequencies when the bit 6 is set and bit 7 is not set:

- Software writes the new value into the PMUCCR register.
- Changes to the clock frequency with program halting execution.
- After FPLL state is stable, program is executed. (So you don't need to check FPLL LOCK bit state)

To switch between the two frequencies when the bit 6 is set and bit 7 is set:

- Software writes the new value into the PMUCCR register.
- Changes to the clock frequency without program halting execution.

For final switch methode has unstable state(program is not stopped). If you want to check FPLL stable state, Write '1' bit in FPLL LOCK bit (it to be cleared) And read FPLL LOCK bit. If FPLL LOCK bit is '1', state is unstable. If FPLL LOCK bit is '0', state is stable.




Figure 6-2. FCLK Frequency Update When the bit 6 is set

BCLK

This clock is ASB system bus clock generated by the PMU through dividing the FCLK frequency by 2 and 1/4 phase shift.




Figure 6-3. FCLK / BCLK relation

CCLK

The CCLK is generated by the CPLL and the frequency is fixed 48MHz. This clock is only used for the USB. The CCLK is disabled when BnRES (system reset) is active or when the PMU is put into DEEP SLEEP mode. On exit from either of these conditions, the CCLK must be re-enabled by software.

VCLK

The VCLK is selected between the FPLL and CPLL clock outputs using the bit 13 of the PMUCCR (the VCLK uses the FPLL output by default), and clocks the LCD controller. The VCLK is disabled when BnRES is active or when the PMU is put into DEEP SLEEP mode. On exit from either of these conditions, the VCLK must be reenabled by software.

Changing Clock (PLL) Selection:

- Software must first disable the VCLK, by writing `0' to the bit 14 of the PMUCCR register.
- Modify the bit 13 of the PMUCCR.
- Re-enable the VCLK by writing '1' to the bit 14 of the PMUCCR register.

PCLK

The PCLK is generated the CPLL divied by 13 (CPLL / 13 = 3.692308MHz). This clock is used for APB Block Function (UART, WDT, Timer etc).

QCLK

The QCLK is generated the CPLL divied by 13.5 (CPLL / 13.5 = 3.555556MHz). This clock is only used for the SmartCard Interface.

PMU state machine

The state machine handles the transition between the power management states described below. The CPU can write to the PMU mode registers (which is what would typically happens when a user switches off the device) and the state machine will proceed to the commanded state.

6.4 Power Management

6.4.1 State Diagram




Figure 6-4. PMU Power Management State Diagram

6.4.2 Power management States

RUN

The system is running normally. All clocks are running (except where gated locally). The SDRAM controller is performing normal refresh.

SLOW

The CPU is switched into FastBus mode (please refer to the ARM720T DataSheet - DDI 0087), and hence runs at the BCLK rate (half the FCLK rate). This is the default mode after exiting DEEP SLEEP mode or system power on.

IDLE

In this mode, the PMU becomes the bus master until there is either a fast or normal interrupt for the CPU.

This will cause the clocks in the CPU to stop when it attempts an ASB access. The HMS30C7210 can enter this mode by writing 0x2 to the bits [2:0] of the PMUMR when in RUN or SLOW mode, or by WakeUp signal activation while in SLEEP or DEEP SLEEP mode.

NOTE: When the CPU sets IDLE mode into the PMU Mode Register, it must read non-chachable area for enter IDLE state.

SLEEP

In this mode, the SDRAM is put into self-refresh mode, and internal clocks are gated off. This mode can only be entered from IDLE mode (the PMU bus master must have the mastership of the ASB before this mode can be entered). The PMU must be the bus master to ensure that the system is stopped in a safe state, and is not half way through a SDRAM write (for example). Both the Video and Communication clocks (VCLK and CCLK) should be disabled before entering this state.

Usually the CPU would only drop in at this mode on the way to the DEEP SLEEP mode.

DEEP SLEEP

In the DEEP SLEEP mode, the crystal oscillator for the 6-MHz PLL input clock and the PLLs are disabled. This is the lowest power state available. Only the 32.768-KHz RTC oscillator runs and provides clocks for the RTC logic and the debouncing logic of the PMU. Everything else is powered down, and SDRAM is in self refresh mode. This is the normal system "off" mode.

The HMS30C7210 can get out of the SLEEP and DEEP SLEEP modes either by a user wake-up event (generally pressing the "On" key), by an RTC wake-up alarm, or by a modem ring indicate event. These wake-up sources go directly to the PMU.

6.4.3 Wake-up Debounce and Interrupt

The Wake-up events are debounced as follows:

Each of the event signals which are liable to noise (**nRESET, RTC, nPMWAKEUP,** and Modem Ring Indicator, Power Adapter Condition) is re-timed to a 15.625- or 250-Hz clock derived from the 32.768-KHz RTC clock. After being filtered to a quarter of the frequency of debouncing clock, each event has an associated `sticky' register bit. nPMWAKEUP (active low) is an external input, which may be typically connected to an "ON" key.

A `sticky' bit is a register bit that is set by the incoming event, but is only reset by the CPU. Thus should the FCLK PLL drop out of lock momentarily (for example) the CPU will be informed of the event, even if the PLL has regained lock by the time the CPU can read its associated register bit.

The **nPMWAKEUP**, Modem, Real Time Clock, HotSync and Power Adapter condition inputs are combined to form the PMU Interrupt. Each of these four interrupt sources (except Power Adapter condition) can wake up the CPU form the DEEP SLEEP mode, and then the CPU can be informed of each interrupt event. All of wakeup and interrupt sources may be individually enabled.

To make use of the nPMWAKEUP interrupt, (for example) controlling software will need to complete the following tasks:

- Enable the nPMWAKEUP interrupt, by writing '1' to bit 11 of the PMU Reset / Status Register (PMURSR).
- Once an interrupt has occurred, read the PMURSR register to identify the source(s) of interrupt. In the case of a nPMWAKEUP event, the register will return 0x10.
- Clear the appropriate `sticky' bit by writing a '1' to the appropriate bit location (in the nPMWAKEUP case, this will be the bit 4.).

PORTB[15] (HotSync) Wake-up Sequence

The PORTB[15] (HotSync) interrupt is OR-gated with nPMWAKEUP to support additional wake up sources.

PORTB[15] (HotSync) input signal can be used as a wake up source; it is also enabled an interrupt source using the Interrupt Enable Register of the Interrupt Controller. After wake up, software should program the GPIO PORTB interrupt mask bit of the Interrupt Enable Register and/or the HotSync interrupt mask bit of the PMURSR register.

One possible application is to use the **nDCD** signal, from the UART interface, as a wake up source, by connecting nDCD to a PORTB[15] input. In the DEEP SLEEP mode, nDCD can wake up the system by generating a PORTB[15] interrupt request to the PMU block. The PMU state machine then returns the system to the operational mode.

6.5 Reset Sequences






Figure 6-5. A Cold Reset Event

In the removal and re-application of all power to the HMS30C7210, the following sequence may be typical:

- nPOR input is active. All internal registers are reset to their default values. The PMU drives nRESETout LOW to reset any off-chip periperal devices.
- BnRES becomes active on exit from nPOR condition. Clocks are enabled temporarily to allow synchronus resets to operate.
- The default frequency of FCLK on exit from nPOR will be 51MHz.
- When FCLK is stable, the CPU clock is released. If the CPU were to read the Reset / Status register (PMURSR) at this time, It will return 0x03E0_000D.
- The CPU may write 0x03E0_000D to the PMURSR to clear these flag bits.

Meaning
FCLK PLL has been 'unlocked'
CCLK PLL has been 'unlocked'
Power On Reset event has occuerred

Table 6-2. Bit Settings for a Cold RESET Event within PMURSR register

The CPU writes 0x0032 to the Clock Control register (PMUCCR), which will set a FCLK speed of 60MHz. The new clock frequency, however, is not adopted until the PMU has entered and left DEEP SLEEP mode.

- The CPU sets a RTC timer alarm to expire in approximately 2 seconds. The CPU sets DEEP SLEEP into the PMU Mode Register
- The PMU state machine will enter DEEP SLEEP mode (via the intermediate states shown in Figure 6-4. PMU Power Management State Diagram.
- When the RTC timer alarm is activated, the PMU automatically wakes up into SLOW mode, but with the new FCLK frequency of 60MHz.
- The CPU may write 0xC032 to the Clock Control register, which enable CCLK and VCLK, and retains the new FCLK frequency.





Figure 6-6. nPOR / nRESET / SoftwareReset Function




6.5.2 Software Generated Warm Reset



The CPU writes '1' to the WarmReset bit of RESET / Status register. The PMU drives **nRESET** low. The internal chip reset, BnRES is drive low. The PMU detects that the bidirectional nRESET pin is low. nRESET is filtered by a debounce circuit. Note that this means that nRESET will remain low for a mininum of 256ms (15.625Hz Pulse x 4). BnRES becomes active once the debounced nRESET goes high once more, which disables VCLK and CCLK. The CPU may read the RESET / Status register, which will return 0x03E0_010C.

Bit	Meaning
bit 8 set:	WARM Reset event has occurred.
bit 3 set:	FCLK PLL has been 'unlocked'
bit 2 set:	CCLK PLL has been 'unlocked'

Table 6-3. Bit Settings for a Software generated Warm Reset within Reset / Status register



6.5.3 An Externally Generated Warm Rese

Figure 6-8. An Externally Generated Warm Reset

nRESET is driven to '0' by external hardware. The nRESET input is filtered by a de-bounce circuit. Note that this means that nRESET must remain low for a minimum of 512ms. BnRES (the on-chip reset signal) becomes active as soon as nRESET is low, and high once the de-bounced nRESET goes high once. BnRES disables VCLK and CCLK. The CPU may read the RESET / Status register, which will return 0x03E0_010C.

Bit	Meaning
bit 8 set:	WARM Reset event has occurred.
bit 3 set:	FCLK PLL has been 'unlocked'
bit 2 set:	CCLK PLL has been 'unlocked'
	Table 6.4 Bit 0 different fan a Warre Baard alfelie Baard / Otates mariaten

Table 6-4. Bit Settings for a Warm Reset within Reset / Status register

Note. The internal chip reset, BnRES remains active for 256ms after an externally generated nRESET. External devices should not assume that the HMS30C7210 is in an active state during this period.

7 SDRAM CONTROLLER

The SDRAM controller operates at the full CPU core frequency (FCLK) and is connected to the core via the ASB bus. Internally the SDRAM controller arbitrates between access requests from the main AMBA bus, and the LCD bus.

It can control up to two SDRAMs of 256Mbit (x16) density maximum. To reduce the system power consumption it can power down these individually using the Clock Enable (CKE). When the MCU is in standby mode the SDRAMs are powered down into self-refresh mode.

SDRAMs achieve the highest throughput when accessed sequentially – like LCD data. However accesses from the core are less regular. The SDRAM controller uses access predictability to maximize the memory interface bandwidth by having access to the LCD address buses. LCD accesses to the SDRAM occur in fixed-burst lengths of 16 words. ARM accesses occur in a fixed-burst length of four words. If the requested accesses are shorter than four words, then the extra data is ignored.

FEATURES

- 16 Bits wide external bus interface (two access requires for each word)
- Supports 16/64/128/256Mbit device
- Supports 2~64 Mbytes in up to two devices (the size of each memory device may be different)
- Programmable CAS latency
- Supports 2/4 banks with page lengths of 256 or 512 half words
- Programmable Auto Refresh Timer
- Support low power mode when IDLE (each device's CKE is disable individually).




Figure 7-1. SDRAM Controller Block Diagram

7.1 Supported Memory Devices

2-64MBytes of SDRAM are supported with any combination of one or two 16/64/128/256Mbit devices. Each device is mapped to a 32MByte address space. The MMU (memory management unit) maps different device combinations (e.g. 16-and 64Mbit devices) into a continuous address space for the ARM core.

Total Memory	16Mbit devices	64Mbit devices	128Mbit devices	256Mbit devices
2Mbyte	1	-	-	-
4Mbyte	2	-	-	-
8Mbyte	-	1	-	-
16Mbyte	-	2	1	-
32Mbyte	-	-	2	1
64Mbyte	-	-	-	2

Note The HMS30C7210 can use any mixture of 16-, 64-, 128- or 256Mbit SDRAMs. It is the responsibility of software to determine the actual external memory configuration, and to program the memory management unit appropriately.

The SDRAM controller allows up to four memory banks to be open simultaneously. The open banks may exist in different physical SDRAM devices.

7.2 External Signals

Pin Name	Туре	Description
RA [14:11]	0	SDRAM address bus
SA10		
RA [9:0]		
RD [15:0]	I/O	SDRAM data bus
SCLK	0	SDRAM clock output
SCKE [1:0]	0	SDRAM clock enable outputs
nRAS	0	SDRAM row address select output
nCAS	0	SDRAM column address select output
nSWE	0	SDRAM write enable output
nSCS [1:0]	0	SDRAM chip select outputs
DQML	0	SDRAM lower data byte enable
DQMU	0	SDRAM upper data byte enable

Refer to Figure 2-1. 208 Pin diagram.

7.3 Registers

The SDRAM controller has three registers: the configuration, refresh timer and the Write Buffer Flush timer. The configuration register's main function is to specify the number of SDRAMs connected, and whether they are 2- or 4-bank devices. The refresh timer gives the number of BCLK ticks that need to be counted in-between each refresh period. The Write Buffer Flush timer is used to set the number of BCLK ticks since the last write operation, before the write buffer's contents are transferred to SDRAM.

Address	Name	Width	Default	Description
0x8000.0000	SDCON	32	0x0070 0000	Configuration register
0x8000.0004	SDREF	16	0x0000 0080	Refresh timer
0x8000.0008	SDWBF	3	0x0000 0000	Write back buffer flush timer

Table 7-1 SDRAM Controller Register Summary

In addition to the SDRAM control registers, the ARM may access the SDRAM mode registers by writing to a 64MByte address space referenced from the SDRAM mode register base address. Writing to the SDRAM mode registers is discussed further..

31	30	29	28	27	26	25	24					
S1	S0	-	-	-	-	-	-					
23	22	21	20	19	18	17	16					
R	А	C1	C0	D	С	В	-					
15	14	13	12	- 11	10	9	8					
-		-	-		-	-	-					
7	6		4	3	2	1	-					
		5	4			1	0					
E1	B1	-	E0 B0									
Bits	Туре	Function										
31:30	R	SDRAM controller S										
		S[1:0] = 11, Reserve										
		S[1:0] = 10, Self ref	resh									
		S[1:0] = 01, Busy S[1:0] = 00, Idle										
23	R/W	Normal SDRAM cor	troller refresh en	ahle								
	1.9.11	1 = the SDRAM con										
		0 = the SDRAM con										
22	R/W	Auto pre-charge on										
		1 = auto pre-charge										
04.00	DAM	0 = no auto pre-cha	•									
21:20	R/W	CAS Latency Contro C[1:0] = 11, CAS lat										
		C[1:0] = 10, CAS lat										
		C[1:0] = 01, CAS lat										
		C[1:0] = 00, Reserv	C[1:0] = 00, Reserved									
19	R/W	SDRAM bus tri-state										
			0 = the controller drives the last data onto the SDRAM data bus (default)									
		1 = the SDRAM bus				a tha data liasa a						
		This bit should be cl that could increase										
		bus drive conflicts w	•	Sumption. During								
18	R/W	SDRAM clock enable control										
		0 = the clock of IDLE devices are disabled to save power (default)										
	1 = all clock enables are driven HIGH continuously											
17	R/W											
		Value = 1 if the write buffer is enabled Value = 0 if the write buffer is disabled										
7	R/W Device enable – indicates that there is a physical SDRAM present in each of the two slots in the a											
•	1.9.11	This bit is used to determine whether an auto-refresh command should be issued to a particular memory										
		device.										
		1 = a device is pres										
•		0 = a device is not present at address range 32-64Mbyte										
6	R/W	Indicates whether the SDRAM in the SLOT is a 2- or 4-bank device 1 = the SDRAM is a four-bank device										
3	R/W	0 = the SDRAM is a two-bank device Device enable – indicates that there is a physical SDRAM present in each of the two slots in th										
-		This bit is used to determine whether an auto-refresh command should be issued to a particular memory										
		device.					•					
		1 = a device is pres										
		0 = a device is not p	present at address	s range 0-32Mbyte	e							
	5		000.000									
2	R/W	Indicates whether th 1 = the SDRAM is a			-bank device							

7.3.1 SDRAM Controller Configuration Register (SDCON)

The SDRAM controller configuration register is a 32-bit wide split read/write register, such that bits [23:0] should be configured by the ARM, and bits [31:24] provide status information that read-only. All locations containing "-"are for future expansion, and should always be programmed with the binary value 0. Writes to bits [31:24] are always ignored. During power-up initialization, it is important that the E[1:0] and the R bits are set in the correct sequence.


The SDRAM controller powers-up with E[1:0]=00 and R=0.

This indicates that the memory interface is IDLE. Next, the software should set at least one E bit to 1 with the R bit 0. This will cause both devices to be precharged (if present).

The next operation in the initialization sequence is to auto-refresh the SDRAMs. Note that the number of refresh operations required is device-dependent. Set R=1 and E[1:0]=00 to start the auto-refresh process. Software will have to ensure that the prescribed number of refresh cycles is completed before moving on to the next step.

The final step in the sequence is to set R=1 and to set the E bits corresponding to the populated slots. This will put the SDRAM controller (and the SDRAMs) in their normal operational mode.

Memory Operation



Software Example Operation

Figure 7-2. SDRAM Controller Software Example and Memory Operation Diagram

7.3.2 SDRAM Controller Refresh Timer Register (SDREF)

0x8000.0004

-		15-0
Reserve	d	SDREF
Bits	Туре	Function
15:0	R/W	A 16-bit read/write register that is programmed with the number of BCLK ticks that should be counted between SDRAM refresh cycles. For example, for the common refresh period of 16us (16x10E-6), and a BCLK frequency of 30MHz (30x10E6), the following value should be programmed into it: (16x10E-6) x (30x10E6) = 480
		The refresh timer defaults to a value of 128, which for a 16us refresh period assumes a worst case (i.e. slowest) clock rate of:
		128 / (16x10E-6) = 8 MHz
		The refresh register should be programmed as early as possible in the system start-up procedure, and in the first few cycles if the system clock is less than 8MHz.

7.3.3 SDRAM Controller Write buffer flush timer Register (SDWBF)

0x8000.0008

-				2 – 0
Reserve	d			SDWBF
Bits	Туре	Function		
2:0	R/W	A 3-bit read/write are given in the fo	register that sets the time-out value for flushing the qua ollowing table.	ad word merging write buffer. The time
		Timer value	BCLK ticks between time-outs	
		111	128	
		110	64	
		101	32	
		100	16	
		011	8	
		010	4	
		001	2	
		000	Time-out disabled	

7.4 Power-up Initialization of the SDRAMs

The SDRAMs are initialized by applying power, waiting a prescribed amount of settling time (typically 100us), performing at least 2 auto-refresh cycles and then writing to the SDRAM mode register. The exact sequence is SDRAM device-dependent.

The settling time is referenced from when the SDRAM CLK starts. The processor should wait for the settling time before enabling the SDRAM controller refreshes, by setting the R bit in the SDRAM control register. The SDRAM controller automatically provides an auto refresh cycle for every refresh period programmed into the Refresh Timer when the R bit is set. The processor must wait for sufficient time to allow the manufacturer's specified number of auto-refresh cycles before writing to the SDRAM's mode register.

The SDRAM's mode register is written to via its address pins (A[14:0]). Hence, when the processor wishes to write to the mode register, it should read from the binary address (AMBA address bits [24:9]), which gives the binary pattern on A[14:0] which is to be written. The mode register of each of the SDRAMs may be written to by reading from a 64Mbyte address space from the SDRAM mode register base address. The correspondence between the AMBA address bits and the SDRAM address lines (A[14:0]) is given in the Row address mapping of Table 7-2 SDRAM Row/Column Address Map. Bits [25] of the AMBA address bus select the device to be initialized.

The SDRAM must be initialized to have the same CAS latency as is programmed into C[1:0] bits of the SDRAM control register, and always to have a burst length of 8.

7.5 SDRAM Memory Map

The SDRAM controller can interface with up to two SDRAMs. Four SDRAM sizes are supported -- 16, 64, 128 and 256Mbits -- which may be organized in either two or four banks but which must have a 16-bit data bus. A maximum of 64Mbytes of memory may be addressed by the SDRAM controller, which subdivided into two 32Mbyte blocks, one for each of the external SDRAMs.

The mapping of the AMBA address bus to the SDRAM row and column addresses is given in Table 7-2 SDRAM Row/Column Address Map. The first row of the diagram indicates the SDRAM address bit (A[14:0]); the remaining numbers indicate the AMBA address bits BA[24:1]. Note that for 16Mbit device, pins A[11,9] on thee SDRAM should be connected to pins RA[13,12] on the HMS30C7210, and the pins RA[11,9] should not be connected.

SDRAM ADDR	14	13 (BS0)	12 (BS1)	11	10	9	8	7	6	5	4	3	2	1	0
Row 16Mbit	24	10*	9*	Note 1	20*	Note 1	19*	18*	17*	16*	15*	14*	13*	12*	11*
Col 16Mbit	24	10	10	Note 1	20	Note 1	23	8*	7*	6*	5*	4*	3*	2*	Note 2
Row 64Mbit	24	10*	9*	22*	20*	21*	19*	18*	17*	16*	15*	14*	13*	12*	11*
Col 64Mbit	24	10	10	22	20	21	23	8*	7*	6*	5*	4*	3*	2*	Note 2
Row 128Mbit	24	10*	9*	22*	20*	21*	19*	18*	18*	16*	15*	14*	13*	12*	11*
Col 128Mbit	24	10	10	22	20	21	23*	8*	7*	6*	5*	4*	3*	2*	Note 2
Row 256Mbit	24*	10*	9*	22*	20*	21*	19*	18*	18*	16*	15*	14*	13*	12*	11*
Col 256Mbit	24	10	10	22	20	21	23*	8*	7*	6*	5*	4*	3*	2*	Note 2
Mode Write	24*	10*	9*	22*	20*	21*	19*	18*	17*	16*	15*	14*	13*	12*	11*
Summar y	24	10	9	22	20	21	19/23	18/8	17/7	16/6	15/5	14/4	13/3	12/2	11*

Table 7-2 SDRAM Row/Column Address Map

Notes (1) For the 16Mbit device, SDRAM address line A11 should be connected to the HMS30C7210 pin RA[13](BS0), and the SDRAM address line A9 should be connected to the HMS30C7210 pin RA[12](BS1). The HMS30C7210 address lines RA[11] and RA[9] should not be connected. (2) Since all burst accesses commence on a word boundary, and SDRAM addresses are non-incrementing (the address incremented is internal to the device), column address zero will always be driven to logic '0'.

* An asterisk denotes the address lines that are used by the SDRAM.

The start address of each SDRAM is fixed to a 32Mbyte boundary. The memory management unit will be used to map the actual banks that exist into contiguous memory as seen by the ARM. Bits [25] of the AMBA address bus select the device to be initialized, as described in Table 7-3.

BA25	Device selected
0	Device 0
1	Device 1

Table 7-3 SDRAM Device Selection




Figure 7-3. 256Mbitx16 (4Banks) Device Connection




Figure 7-4. 128Mbitx16 (4Banks) Device Connection




Figure 7-5. 64Mbitx16 (4Banks) Device Connection




Figure 7-6. 16Mbitx16 (2Banks) Device Connection

7.6 AMBA Accesses and Arbitration

The SDRAM controller bridges both the AMBA Main and Video buses. On the Main bus, the SDRAM appears as a normal slave device. On the LCD DMA bus, the SDRAM controller integrates the functions of the bus arbiter and address decoder. Writes from the main bus may be merged in the quad word merging write buffer. A Main/LCD arbiter according to the following sequence arbitrates access requests from either the Main or LCD buses:

- Highest Priority: LCD
- Middle Priority: Refresh request
- Lowest Priority: Main bus peripheral (PMU, ARM)--order determined by Main bus arbiter.

LCD SDRAM accesses always occur in bursts of 16 words. Once a burst has started, the SDRAM controller provides data without wait states. LCD data is only read from SDRAM, no write path is supported.

If a refresh cycle is requested, then it will have lower priority than the Video bus, but will be higher than any other accesses from the Main bus. Assuming a worst-case BCLK frequency of 8MHz, the maximum, worst-case latency that the arbitration scheme enforces is 11.5us before a refresh cycle can take place. This is comfortably within the 16us limit. Note that the 2 external SDRAM devices are refreshed on 2 consecutive clock cycles to reduce the peak current demand on the power source.

The arbitration of the Main bus is left to the Main bus arbiter. Data transfers requested from the Main bus always occur as a burst of eight half-word accesses to SDRAM. The Main bus arbiter cannot break into access requests from the Main bus. In the case where fewer than four words are actually requested by the Main bus peripheral, the excess data from the SDRAM is ignored by the SDRAM controller in the case of read operations, or masked in the case of writes.

In the case where more than four words are actually requested by the Main bus peripheral, the SDRAM controller asserts BLAST to force the ASB decoder to break the burst.

In the case of word/half-word/byte misalignment to a quad word boundary (when any of address bits [3:0] are non-zero at the start of the transfer), BLAST is asserted at the next quad word boundary to force the ASB decoder to break the burst. Sequential half word (or byte) reads are supported and the controller asserting BLAST at quad word boundary. In the case of byte or half word reads, data is replicated across the whole of the ASB data bus.

Data bus for word access:


31				23
15		7	0	
d31 d30 d29 d28 d27 d26 d25	d24 d23 d22 d21 d20 d19 d18	3 d17 d16 d15 d14 d13 d12 d11 d1	10 d9 d8 d7 d6 d5 d4 d3 d2 d1 d0	
Data bus for half word acces	s:			
31		23		15
7	0			
d15 d14 d13 d12 d11 d10 d9 d	8 d7 d6 d5 d4 d3 d2 d1 d0 d1	5 d14 d13 d12 d11 d10 d9 d8 d7 c	16 d5 d4 d3 d2 d1 d0	
Data bus for byte access:				
31		23		15
7	0			
d7 d6 d5 d4 d3 d2 d1 d0 d7 d6	6 d5 d4 d3 d2 d1 d0 d7 d6 d5 d	14 d3 d2 d1 d0 d7 d6 d5 d4 d3 d2	d1 d0	

7.7 Merging Write Buffer

An eight word merging Write-Buffer is implemented in the SDRAM controller to improve write performance. The write buffer can be disabled, but its operation is completely transparent to the programmer. The eight words of the buffer are split into two quad words, the same size as all data transactions to the SDRAMs. The split into two quad words allows one quad word to be written to at the same time as the contents of the other are being transferred to SDRAM. The quad word buffer currently being written to may be accessed with non-contiguous word, half word or byte writes, which will be merged into a single quad word. The buffered quad word will be transferred to the SDRAM when:

- There is a write to an SDRAM address outside the current quad word being merged into
- There is a read to the address of the quad word being merged into
- There is a time-out on the write back timer

The two quad-words that make up the write buffer operate in "ping-pong" fashion, whereby one is initially designated the buffer for writes to go into, and the other is the buffer for write backs. When one of the three events that can cause a write-back occurs, the functions of the two buffers are swapped. Thus the buffer containing data to be written back becomes the buffer that is currently writing back, and the buffer that was the write-back buffer becomes the buffer being written to.





In the case of a write-back initiated by a read from the same address as the data in the merge buffer, the quad word in the buffer is written to SDRAM, and then the read occurs from SDRAM. The write before read is essential, because not all of the quad word in the buffer may have been updated, so its contents need to be merged with the SDRAM contents to fill any gaps where the buffer was not updated.




Figure 7-8. Read Hit Flusing

The write buffer flush timer forces a write back to occur after a programmable amount of time. Every time a write into the buffer occurs, the counter is re-loaded with the programmed time-out value, and starts to counts down. If a time-out occurs, then data in the write buffer is written to SDRAM.




Figure 7-9. Timer timeover Flusing

8 STATIC MEMORY INTERFACE

The Static Memory Controller interfaces the AMBA Advanced System Bus (ASB) to External Memory Systems e.g, SRAM, FLASH, ROM. It can be programmed to use EBI(External Bus Interface) or not. It provides four separate memory or expansion banks. Each bank is 16MB in size and can be programmed individually to support:

FEATURES

- Unified External Bus Interface with SDRAM Address and Data pins
- 8- or 16-bit wide, little-endian memory
- Alignment Error Checking
- Burst read access support
- Variable wait states (up to 15 for READ, up to 16 for Write) :: Unable to Write with Zero wait state
- SMC (Nand Flash Memory) access support (See SMC controller, section 9.8.3 SMC access using EBI interface)

In addition, Burst mode access allows fast sequential read access by the System Bus Commands. This can significantly improve bus bandwidth in reading from memory (that must support at least four word burst reads).

8.1 External Signals

Pin Name	Туре	Description
nRWE[1:0]	0	These signals are active LOW write enables for each of the memory byte lanes on the external
		bus.
nROE	0	Active LOW Output enable
nRCS[3:0]	0	Active LOW chip selects.
RA [23:0]	0	Address Bus
RD [15:0]	I/O	Data Bus
o Eiguro 2-1, 208 E	Din diagram	

Refer to Figure 2-1. 208 Pin diagram.

8.2 Registers

Address	Name	Width	Default	Description
0x8002.0000	-	-	-	Reserved
0x8002.0004	BANK0_REG	13	0x0041	Memory Configuration Register 0
0x8002.0008	BANK1_REG	13	0x0041	Memory Configuration Register 1
0x8002.000C	BANK2_REG	13	0x0041	Memory Configuration Register 2
0x8002.0010	BANK3_REG	13	0x0041	Memory Configuration Register 3

Table 8-1 Static Memory Controller Register Summary

8.2.1 MEM Configuration Register

15		14	13	12	11	10	9	8
-		-	-	BOOT DONE	BURST ENABLE	BURST READ WAIT STATE		
7		6	5	4	3	2	1	0
(Burst Wait st		NORMAL RE WAIT STATE				-	MEMORY	(WIDTH
Bits	Туре	Functior	1					
12	R/W	Boot Dor						
		Memory attached	size of All exterr external memor WIDTH field car	the boot bits, which d nal Memory Bank is d ry size should be prop n only be set when thi roperly setting the att	etermined only berly set by the is bit is logic 1.	by the boot bits sig host software. So, after booting is	nal. So, whe	n the booting is
11	R/W	Burst Ena	able					
		Setting the burst more		urst reads to take adv	antage of faste	er access times fron	n memory de	evices that suppo
10:7	R/W	Burst Re	ad Wait State					
		Value 0000 0001 1111 default w	Number of Bu 0 1 15 rait is not set	ırst Read Wait State :	: same as the b	it number		
6:3	R/W		Read / Write Wai	it State				
		Value 0000 0001 1111 default is	0(read 1(read 15(read r	mode), 2(write mod	le) le) de)			
			rted wait numbe	on, the asserted wait r should add 1 to this		•		
1:0	R/W	Memory	Width					
			t-wide Memory bit-wide Memory					

8.3 Functional Description

The Static Memory Controller (SMI) has six main functions:

- Memory bank select
- Access sequencing
- Wait states generation
- Burst read control
- Byte lane write control these are described below

8.3.1 Memory bank select

Internally, The Static Memory Controller can support up to four External Memory Bank and for this purpose, it's equipped with four bank controller registers. But externally, only one chip Select pin is assigned. So, only Bank0 Can be used for External Memory Access.

Case I. ROMSWAP is '1' address mapping (Means that external booting)

Start Address	Address (Hex)	Size	Description	
(256M +0M)Byte	0x0000.0000	16Mbytes	ROM chip select 0	
(256M+ 16M)Byte	0x0100.0000	16Mbytes	ROM chip select 1	
(256M + 32M)Byte	0x0200.0000	16Mbytes	ROM chip select 2	
(256M + 64M)Byte	0x0300.0000	16Mbytes	ROM chip select 3	

Case II. ROMSWAP is '0' address mapping (Means that internal booting)

Start Address	Address (Hex)	Size	Description	
(256M +0M)Byte	0x1000.0000	16Mbytes	ROM chip select 0	
(256M+ 16M)Byte	0x0100.0000	16Mbytes	ROM chip select 1	
(256M + 32M)Byte	0x0200.0000	16Mbytes	ROM chip select 2	
(256M + 64M)Byte	0x0300.0000	16Mbytes	ROM chip select 3	

Refer to Figure 4-1, Figure 4-2.

8.3.2 Access sequencing

Bank configuration also determines the width of the external memory devices. When the external memory bus is narrower than the transfer initiated from the current master, the internal transfer will take several external bus transfers to complete. And in addition, the access to External memory should always meet the Alignment Condition. When there is an access which does not meet the Alignment, this controller generates bus error condition which may be used for abort condition.

8.3.3 Wait states generation

The Static Memory Controller supports various wait states for read and write accesses. This is configurable between zero and 15 wait states for standard memory access (write operation to external memory can't be done in 0 wait).

8.3.4 Burst read control

This supports sequential access burst reads in 8- or 16-bit memories according to the ABMA Bus signal.

8.3.5 Byte lane write control

This controls nRWE[1:0] according to transfer width, BA[1:0] and the access sequencing. The table below shows nRWE[1:0] coding case by little endian accessing to 16, 8-bit external memory bus.

CASE 1. ACCESS : Write, 16-bit external bus

BSIZE [1:0]	BA [1:0]	IA [1:0]*note1	nRWE [1:0]	
10 (WORD)	XX	1X	00	
	XX	0X	00	
01 (HALF)	1X	1X	00	
	0X	0X	00	
00 (BYTE)	11	1X	01	
	10	1X	10	
	01	0X	01	
	00	0X	10	

CASE 1. ACCESS : Write, 8-bit external bus

BSIZE [1:0]	BA [1:0]	IA [1:0]*note1	nRWE [1:0]	
10 (WORD)	XX	11	10	
	XX	10	10	
	XX	01	10	
	XX	00	10	
01 (HALF)	1X	11	10	
	1X	10	10	
	0X	01	10	
	0X	00	10	
00 (BYTE)	11	11	10	
	10	10	10	
	01	01	10	
	00	00	10	

Note1 : IA[1:0] (internal SMI Address)

The Write Operation can be attempted with 8 or 16Bit Wide regardless of the attached External Memory Size. The translation is done internally in this controller. Internally, this controller support 2bit wide Write Enable strobe, each for individual Byte. But there exist only one external Write Enable Strobe(nRWE[1:0]).

Byte size	Even Address Odd Address	Upper Byte	Lower Byte
 Half word size		Upper Byte	Lower Byte
 Word size	1 st bus cycle	Upper Byte	Lower Byte
	2 nd bus cycle	Upper Byte	Lower Byte

Figure 8-1. Data flow at 16-bit width memory

Byte size		Lower Byte
 Half word size	1 st bus cycle	Lower Byte
Hall WOLD SIZE	2 nd bus cycle	Lower Byte
	1 st bus cycle	Lower Byte
Word size	2 nd bus cycle	Lower Byte
	3 rd bus cycle	Lower Byte
	4 th bus cycle	Lower Byte

Figure 8-2. Data flow at 8-bit width memory




Figure 8-3. 16-bit bank configuration with 8-bit width memory




Figure 8-4. 8-bit bank configuration with 8-bit width memory




Figure 8-5. 16-bit bank configuration with 16-bit width memory

8.4 Read, Write Timing Diagram for External Memory

8.4.1 Read normal wait

This timing diagram shows a normal read accesses with 3 wait cycles (MEM Configuration Register = 0x0018)





Figure 8-6. Read Access Timming (Normal Mode, 3 Wait)

Name	Description	Min	Max	Unit	Note
tSU(A)	Address to nROE falling-edge setup time	1		BCLK	
tHO(A)	nROE rising-edge to Address hold time	0			
tSU(CS0)	nRCS falling-edge to nROE falling-edge setup time	1			
tHO(CS0)	nROE rising-edge to nRCS rising-edge setup time	-1/2			(minus)
tREC	nROE negate to start of next cycle	1			
tSU(D)	Data setup time before latch	5ns			
tHO(D)	Data hold time after latch	0			

Table 8-2. Timing values for read access in normal mode data transfer

8.4.2 Read burst wait



This timing diagram shows a burst read accesses with 5 wait cycles (MEM configuration register = 0x0A80)


Figure 8-7. Read Access Timing (Burst Mode, 5 Wait)

Name	Description	Min	Max	Unit	Note
tSU(A)	Address to nROE falling-edge setup time	1/2		BCLK	
tHO(A)	nROE rising-edge to Address hold time	-1/2			(minus)
tSU(CS0)	nRCS falling-edge to nROE falling-edge setup time	1/2			
tHO(CS0)	nROE rising-edge to nRCS rising-edge setup time	-1/2			(minus)
tSU(CS1)	nRCE rising-edge to nROE or nRWE falling-edge setup time	5/2			
tHO(CS1)	nROE or nRWE rising-edge to nRCS falling-edge hold time	3/2			
tSU(D)	Data setup time before latch	5ns			
tHO(D)	Data hold time after latch	0			

 Table 8-3. Timing values for read access in burst mode data transfer

NOTE 1 : For the 1st read of a Burst read transfer the wait time is start-up wait for SMI state machine.

8.4.3 Write normal wait



This timing diagram shows a normal write accesses with 3 wait cycles (MEM configuration register = 0x0010)

Figure 8-8. Write Access Timing

Name	Description	Min	Max	Unit	Note
tSU(A)	Address to nRWE falling-edge setup time	1/2		BCLK	
tHO(A)	nRWE rising-edge to Address hold time	1/2			
tSU(CS0)	nRCS falling-edge to nRWE falling-edge setup time	1/2			
tHO(CS0)	nRWE rising-edge to nRCS rising-edge setup time	1/2			
tREC(WR)	nRWE negate to start of next cycle	1			
tLOZ(D)	nRWE falling-edge to D driven	0			
tHIZ(D)	nRWE rising edge to D Hi-Z delay	1			

Table 8-4. Timing values for write access

NOTE 1 : In write operation, the asserted wait number shoud add 1 to register field value.

9 AMBA PERIPHERALS

This chapter describes the peripherals that are connected to the 3.692308MHz internal peripheral bus; these are peripherals that need relatively low data rates on the internal bus. (call APB)

9.1 LCD CONTROLLER

FEATURES

- Single panel color and monochrome STN displays
- Resolution programmable up to 640x480
- Single panel STN displays with either 4- or 8-bit interfaces
- 8 and 12 bits per pixel for color display
- 1, 2, and 4 bits per pixel for monochrome display
- Big and little endian pixel order in a byte.
- Palette for 256 colors and 15 gray-level monochrome
- Programmable timing for various display panels
- Patented grayscale algorithm
- Relocatable frame buffer for Internal SRAM and SDRAM

Note. The controller does not support dual panel STN displays. There is no hardware cursor support, since WinCE does not use a cursor.




Figure 9-1. Block digram of LCD controller

9.1.1 External Signals

Pin Name	Туре	Description	
LCDEN	0	Power on/off signal fo	r a LCD panel
LBLEN	0	Backlight enable signa	al for a LCD panel
LFP	0	LCD frame pulse	(corresponds to FRAME pin of a LCD panel)
LLP	0	LCD line pulse	(corresponds to CL1 pin of a LCD panel)
LCP	0	LCD clock pulse	(corresponds to CL2 pin of a LCD panel)
LAC	0	LCD AC bias	
LD[7:0]	0	LCD data bus	

Refer to Figure 2-1. 208 Pin diagram.

9.1.2 Registers

Address	Name	Width	Default	Description
0x8005.2000	LcdControl	16	0000.0000	LCD Control Register
0x8005.2004	LcdStatus	4	0000.0000	LCD Status Register
0x8005.2008	LcdStatusM	4	0000.0000	LCD Status Mask Register
0x8005.200C	LcdInterrupt	4	0000.0000	LCD Interrupt Register
0x8005.2010	LcdDBAR	32	0000.0000	LCD DMA Channel Base Address Register
0x8005.2014	LcdDCAR	32	0000.0000	LCD DMA Channel Current Address Register
0x8005.2020	LcdTiming0	32	0000.0000	LCD Timing 0 Register
0x8005.2024	LcdTiming1	32	0000.0000	LCD Timing 1 Register
0x8005.2028	LcdTiming2	32	0000.0000	LCD Timing 2 Register
0x8005.2030	LcdPaletteR	32	7654.3210	LCD Palette for Red Color or LSP
0x8005.2034	LcdPaletteG	32	FEDC.BA98	LCD Palette for Green Color or MSP
0x8005.2038	LcdPaletteB	16	0000.FA50	LCD Palette for Blue Color

Table 9-1. LCD Controller Register Summary

9.1.2.1 LCD Control Register (LcdControl)

0x80052000

52000								
		13	1	2		10	9	8
		VCC	MP			LEP	BPP	
	6	5	4			2	1	0
	E	GR LDW	/ B	W		BLEN	PWREN	LCDEN
Bits	Туре	Function						
31:14	-	Reserved						
13:12	R/W	VCMODE (Vertica		ode)				
		Generate interrup						
		00 - start of VSYN						
		01 - start of BACk	(PORCH					
		10 - start of ACTI	VE VIDEO					
		11 - start of FRON	NT PORCH					
11	-	Reserved						
10	R/W	LEP (Little Endiar						
		0 - big endian pixe						
		1 - little endian pix		yte				
9:8	R/W	BPP (Bits Per Pix	el)					
		00 - 1bpp						
		01 - 2bpp						
		10 - 4bpp						
		11 - 8bpp (for cold	or display only)					
7	-	Reserved						
6	R/W	BGR (Blue-Green						
		0 - RGB normal v						
		1 - BGR red and b						
5	R/W	LDW (LCD Data b			node)			
		0 - 4-bit data widtl						
		1 - 8-bit data widt						
4	R/W	BW (monochrome		ay mode)				
		0 - Color operation						
		1 - Monochrome of	operation enab	led				
3	-	Reserved						
2	R/W	BLEN (LCD Back						
		This drives "0" or		CD backlight	enable pin			
1	R/W	PWREN (LCD Po	wer Enable)					
		0 - LCD is off						
		1 - LCD is on whe						
0	R/W	LCDEN (LCD Cor	ntroller Enable))				
		0 - LCD controller						
		1 - LCD controller	enabled					

9.1.2.2 LCD Controller Status/Mask and Interrupt Registers (LcdStatus, LcdStatusM, and LcdInterrupt)

0x80052004 ~ 0x8005200C

			3		2	1	0
			LD	ONE	VCOMP	LNEXT	LFUF
Bits	Туре	Function					
31:4	-	Reserved					
3	R	LDONE (LCD Done frame st The LCD Frame Done (Done the frame that is current activ address (LcdDBAR) or enabl is disabled by clearing the LC before it is disabled. After the is disabled and Done is set.) is a read-only status re finishes being outpu ing the LCD, or, by wri CD enable bit (LcdEn=0	oit that is se to the LCE ing "1" to th) in LcdCor	o's data pins. It is the LDone bit of the trol, the LCD allo	cleared by writ e Status Regis ws the current	ing the base ter. When the LCD frame to complete
2	R/W	VCOMP (Vertical Compare s This bit is set when the LCD Control Register. This bit is "s	timing generator reach	es the verti	•		
1	R	LNEXT (LCD Next base address The LCD Next Frame (LNext register are transferred to the LCD DMA base address regi	ess update status/mas) is a read-only status LCD DMA current add	k/interrupt l bit that is se	bit) t after the conten	ts of the LCD [DMA base address
0	R/W	LFUF (FIFO Underflow status The LCD FIFO underflow (LF meaning it remains set after t	s/mask/interrupt bit) UF) status bit is set w				

9.1.2.3 LCD DMA Base Address Register (LcdDBAR)

Reserved. Keep these bits zero

0x80052010

5:0

-

	Pite Tupo Eurotion	ion
Bits Type Function		
	31 - Reserved. Keep these bits zero	

9.1.2.4 LCD DMA Channel Current Address Register (LcdDCAR)

)52014 31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	
31	30	29	20	21	20	20	24	23	22	21	20	19	10	17	
0	LcdDCA	R													
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	(
LodDC	ND (contin									0	0	0	0	0	
LUUDU	AR (COUL	nuea)								0	0	0	0	0	(
LCUDC	CAR (contir	nuea)								U	0	U	U	0	
Bits	Type	,	nction							U	U	0	0	0	
	,	Fu	nction ad as ze	ero						U	U	U	0	U	(
Bits	,	, Fu Re	ad as ze		Current /	Address I	Pointer			0	0	0	0	0	(
Bits 31	Type -	Fu Re LC	ad as ze D DMA (Channel			Pointer hter to dat	a in fram	e buffer c				0	0	

52020 31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	30	29	20	21	20	20	24		22	21	20	19	10	17	10
HBP							_	HFP	_						
15	14	13	12	11	10	9	8		6	5	4	3	2	1	0
HSW									PPL						
Bits	Туре	Fu	unction												
31:24	R/W	Tł ro nu pe tra	w of pixe Imber of eriod rang	IBP field Is. After f pixel cloo ging from on before	is used to he line c cks to wa 1-256 pi the first	o specify lock for t it before xel clock	the num he previc starting t cycles (l xels is ou	ous line h to output Number o	as been the first s of LCLK	, negated, set of pix clock per	the value els in the iods to ae	e in HBP next line	is used . HBP g	to count enerates	the a wa
23:16	R/W	Tł pi Hl ra	xels befo FP is use	IFP field re pulsin ed to cour m 1-256	is used to g the line nt the nui pixel cloo	o specify clock pi mber of j	the num n. Once a pixel clock s. (Progra	a comple ks to wait	te line of before p	, pixels is pulsing th	transmitt ne line clo	ed to the	LCD dr	iver, the	value
15:8	R/W	Tł lin	SW (Hori ne 8-bit H ne clock a SW = # c	ISW field at the end	is used t l of each	to specif	y the puls us 1	se width o	of the line	e clock. N	lumber o	f LCLK c	lock peri	iods to p	ulse th
7	-	R	eserved												
6:0	R/W	PI		d to spec	,		pixels in								

9.1.2.5 LCD Timing 0 Register (LcdTiming0)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
VSW						LPS									
Bits	Туре	Fu	inction												
24.40	D 44/	-													
31:16	R/W				ese bits z										
<u>31:16</u> 15:10	<u>R/W</u>	VS Th S ⁻ via VS	SW (Vert ne 6-bit V FN LCD, deo pale Sync min	ical Syno /SW field but shou tte at the	Pulse W is used ild be lon same tin	/idth) to add ex ig enoug	xtra dumr h to re-pr leo is beir	ogram th	ne video	, palette ur	nder inter	rupt cont	rol, with	out writin	g the

9.1.2.6 LCD Timing 1 Register (LcdTiming1)

9.1.2.7 LCD Timing 2 Register (LcdTiming2)

	30	29	28				24	23	22	21	20			17	
IAC	ICP	ILP	IFP				ACB							CPL	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	
CPL (co	ontinued))						LCS	CSD		PCD				
Bits	Туре	Fi	unction												
31	R/W	IA	C (Inver	t LAC pin)											
							rity of the	LAC sigr	al.						
				n is active											
30	R/W			<u>n is active</u> t LCP pin)		u macu									
30	F\/ V V					which e	dge of the	nixel clo	ck nixel d	ata is dr	iven out	onto the l	CD's da	ata lines	v
							data lines								
				a lines on					ionig oug	0 01 201		, uc			
							lines on th	e rising-e	edge of L	CP.					
		1	- Data is	driven on	the LCD	's data	lines on th	e falling-	edge of L	CP.					
29	R/W			LLP pin)											
							rity of the L	LP signa	al.						
				is active											
28	R/W			is active	LOW an	u inactiv	/e HIGH.								
28	R/W			LFP pin)	o invort t	ha nala	rity of the l	ED sign	al						
				i is active				LIFSIYI	aı.						
				is active											
27:25	-		eserved												
24:20	R/W	A	CB (AC E	Bias pin fr	equency										
			ne 5-bit A	CB field i	s used to	specify	the numb	er of line	clock pe	riods to	count be	tween ea	ch toggle	e of the A	40
		Tł pi	n (LAC).	This pin i	s used to	periodi	cally inver	t the pola	arity of the	power	supply to	prevent	DC char		
		Tł pi wi	n (LAC). ithin the	This pin i display. Tl	s used to ne value	periodi		t the pola	arity of the	power	supply to	prevent	DC char		
40.40		Tł pi wi Ał	n (LAC). ithin the CB = # o	This pin i	s used to ne value	periodi	cally inver	t the pola	arity of the	power	supply to	prevent	DC char		
19:18	-	Tł pi wi Al	n (LAC). ithin the CB = # o eserved	This pin i display. Tl f lines – 1	s used to ne value	periodi	cally inver	t the pola	arity of the	power	supply to	prevent	DC char		
<u>19:18</u> 17:8	- R/W	Th pi wi A(R) C	n (LAC). ithin the CB = # o eserved PL (Cloc	This pin i display. Tl f lines – 1 ks Per Lin	s used to ne value e)	periodi progran	cally inver	t the pola e numbe	arity of the r of lines	e power between	supply to transitio	prevent ns, minus	DC char s 1.	ge build-	·u
	- R/W	Th pi Wi A(Ri Cl	n (LAC). ithin the CB = # o eserved PL (Cloc nis is the	This pin i display. Ti f lines – 1 ks Per Lin actual nu	s used to ne value e) mber of o	periodi progran	cally inver nmed is the	t the pola e numbe	arity of the r of lines	e power between	supply to transitio nus 1. Th	prevent ns, minus	DC char s 1.	ge build-	-u in
	- R/W	Th pi wi Ad Ri Cl Th ad	n (LAC). ithin the <u>CB = # o</u> eserved PL (Cloc his is the ddition to	This pin is display. The f lines – 1 ks Per Lin actual nu the PPL f	s used to ne value e) mber of o	periodi progran	cally inver nmed is the utput to th Fiming 0 R	t the pola e numbe e LCD pa egister. 1	arity of the r of lines anel each The numb	e power between l line, mi er of clo	supply to transitio nus 1. Th cks per li	ns, minus	DC char s 1. pe progra number	ge build- ammed, of pixels	in
	- R/W	Th pi Ai Ai Cl Cl Th ac lir	n (LAC). ithin the <u>CB = # o</u> eserved PL (Cloc his is the ddition to he divided	This pin is display. The f lines – 1 ks Per Lin actual nu the PPL f	s used to ne value e) mber of o field in th or two-an	periodi progran clocks o e LCD 1 d-two-th	cally inver nmed is the	t the pola e numbe e LCD pa egister. 1	arity of the r of lines anel each The numb	e power between l line, mi er of clo	supply to transitio nus 1. Th cks per li	ns, minus	DC char s 1. pe progra number	ge build- ammed, of pixels	in
	- R/W R/W	Th pi A(Cl Th ac lin Cl	n (LAC). ithin the $CB = \# o$ eserved PL (Clock his is the ddition to be divided PL = actu	This pin is display. The f lines – 1 ks Per Lin actual nu the PPL f d by 4, 8 c	e) mber of o reld in th per_lind	periodi progran clocks o e LCD ⁻ d-two-th e – 1	cally inver nmed is the utput to th Fiming 0 R	t the pola e numbe e LCD pa egister. 1	arity of the r of lines anel each The numb	e power between l line, mi er of clo	supply to transitio nus 1. Th cks per li	ns, minus	DC char s 1. pe progra number	ge build- ammed, of pixels	in
17:8		Th pi Ar Cl Th ac lin Cl LC	n (LAC). ithin the $\frac{CB = \# o}{CB = \# o}$ eserved PL (Cloc his is the ddition to he divided PL = actu CS (LCD - System	This pin ii display. Th f lines – 1 ks Per Lin actual nu the PPL t d by 4, 8 d ual_clocks Clock So bus clocd	e) mber of (ield in th or two-an per_lin(urce sele < (BCLK)	periodi program clocks o e LCD T d-two-th e - 1 cction)	cally inver nmed is the utput to th Fiming 0 R	t the pola e numbe e LCD pa egister. 1	arity of the r of lines anel each The numb	e power between l line, mi er of clo	supply to transitio nus 1. Th cks per li	ns, minus	DC char s 1. pe progra number	ge build- ammed, of pixels	in
17:8 7	R/W	Th pi At Cl Th ac lin Cl LC 0 1	n (LAC). ithin the $cB = \# o$ eserved PL (Cloc his is the diftion to a divider PL = actu CS (LCD - System - Video c	This pin ii display. Til f lines – 1 ks Per Lin actual nu the PPL ti d by 4, 8 c ual_clocks Clock So bus clock clock from	e) mber of (ield in th or two-an <u>per_lin</u> urce sele < (BCLK) PMU (V(periodi program clocks o e LCD ⁻ d-two-tr <u>e – 1</u> cction) CLK)	cally inver nmed is the utput to th Fiming 0 R	t the pola e numbe e LCD pa egister. 1	arity of the r of lines anel each The numb	e power between l line, mi er of clo	supply to transitio nus 1. Th cks per li	ns, minus	DC char s 1. pe progra number	ge build- ammed, of pixels	in
17:8		Th pi Ar C C Th ac lir C L C 0 1 C	n (LAC). ithin the c CB = # o eserved PL (Cloc his is the dition to he divident PL = actu CS (LCD - Systemt - Video c SD (LCD	This pin i display. Til f lines – 1 ks Per Lin actual nu the PPL t d by 4, 8 c ual_clocks Clock So bus clock clock from Clock Sc	e) mber of (ield in th or two-an <u>s</u> _per_lin(urce sele ((BCLK) PMU (V(urce Div	clocks o e LCD d d-two-th e – 1 cction) CLK)	cally inver nmed is the utput to th Fiming 0 R hirds for m	t the pola e numbe e LCD p egister. 1 ono 4-bit	arity of the r of lines anel each The numb mode, m	e power betweer l line, mi er of clo ono 8-bi	supply to transitio nus 1. Th cks per li t, or colo	prevent ns, minus his must b ine is the r STN mo	DC char s 1.	ge build- ammed, of pixels) respec	in s p
17:8 7	R/W	Th pi Ad Ad Cl Th ac ac lin Cl LC 0 1 Cl Th ac Th Th Cl Th Th Cl Th Th Cl Th Th Cl Th Th Th Th Th Th Th Th Th Th Th Th Th	n (LAC). ithin the organization CB = # organization esserved PL (Cloc his is the ddition to be divided PL = acture CS (LCD - System - Video or SD (LCD he select	This pin i display. Th f lines – 1 ks Per Lin actual nu the PPL t d by 4, 8 of ual_clocks Clock So bus clock clock from Clock Sc ed clock b	e) mber of (ield in th or two-an <u>s_per_lin</u> urce sele < (BCLK) PMU (Vi urce Div by LCS b	periodi program clocks o e LCD d-two-tr a - 1 cction) CLK) isor) it is divis	cally inver nmed is the utput to th Fiming 0 R	t the pola e numbe e LCD p egister. 1 ono 4-bit	arity of the r of lines anel each The numb mode, m	e power betweer l line, mi er of clo ono 8-bi	supply to transitio nus 1. Th cks per li t, or colo	prevent ns, minus his must b ine is the r STN mo	DC char s 1.	ge build- ammed, of pixels) respec	in s p
17:8 7	R/W	Th pi Wi Ad Cl Th ac lin Cl LC 0 1 Cl Th cl C Th cl C	n (LAC). ithin the $CB = \# o$ constant of the served PL (Clocing the served) PL (Clocing the served) PL (Clocing the served) PL (Clocing the served) PL = actual CS (LCD) - System - Video of SD (LCD) he select bock of LCO	This pin i display. Th f lines – 1 ks Per Lin actual nu the PPL t d by 4, 8 of ual_clocks Clock So bus clock clock from Clock Sc ed clock b Clock Sc ed clock b Clock Sc	e) mber of (ield in th or two-an <u>s_per_lin</u> urce sele < (BCLK) PMU (Vi urce Div by LCS b	periodi program clocks o e LCD d-two-tr a - 1 cction) CLK) isor) it is divis	cally inver nmed is the utput to th Fiming 0 R hirds for m	t the pola e numbe e LCD p egister. 1 ono 4-bit	arity of the r of lines anel each The numb mode, m	e power betweer l line, mi er of clo ono 8-bi	supply to transitio nus 1. Th cks per li t, or colo	prevent ns, minus his must b ine is the r STN mo	DC char s 1.	ge build- ammed, of pixels) respec	in s p
17:8 7	R/W	Th pi wi At Cl Cl Th ac lin Cl Cl Cl Cl Cl Cl Cl Cl Cl Cl Cl Cl Cl	n (LAC). ithin the $\frac{1}{CB} = \frac{4}{9} \text{ or}$ eserved PL (Cloc his is the dition to he dividen PL = actu CS (LCD - System - Video of SD (LCD he select ock of LC - no divident - no divi	This pin i display. Ti f lines – 1 ks Per Lin actual nu the PPL i d by 4, 8 c ual_clocks Clock So bus clock clock from Clock Sc ed clock t CD control <i>i</i> sion	s used to ne value e) mber of (ield in th or two-an <u>s per_linu</u> urce sele < (BCLK) <u>PMU (Vo</u> urce Div oy LCS b ler, LCLP	periodi program clocks o e LCD d-two-tr a - 1 cction) CLK) isor) it is divis	cally inver nmed is the utput to th Fiming 0 R hirds for m	t the pola e numbe e LCD p egister. 1 ono 4-bit	arity of the r of lines anel each The numb mode, m	e power betweer l line, mi er of clo ono 8-bi	supply to transitio nus 1. Th cks per li t, or colo	prevent ns, minus his must b ine is the r STN mo	DC char s 1.	ge build- ammed, of pixels) respec	in s p
17:8 7	R/W	Th pi Wi At Cl Cl Th ac lin Cl Cl Cl Cl Cl Cl Cl Cl Cl Cl Cl Cl Cl	n (LAC). ithin the $\frac{1}{CB} = \frac{4}{9} \text{ or}$ eserved PL (Cloc his is the dition to he dividen PL = actu CS (LCD - System - Video c SD (LCD he select ock of LC - no divident - no divid	This pin i display. Tif f lines – 1 ks Per Lin actual nu the PPL i d by 4, 8 c ual_clocks Clock So bus clock clock from Clock Sc ed clock from Clock Sc ed clock from Clock Sc ed clock from is divided	e) mber of (ield in th or two-an <u>a per_linu</u> urce sele ((BCLK) <u>PMU (Vo</u> urce Div oy LCS b ler, LCLP by 4	periodi program clocks o e LCD d-two-tr a - 1 cction) CLK) isor) it is divis	cally inver nmed is the utput to th Fiming 0 R hirds for m	t the pola e numbe e LCD p egister. 1 ono 4-bit	arity of the r of lines anel each The numb mode, m	e power betweer l line, mi er of clo ono 8-bi	supply to transitio nus 1. Th cks per li t, or colo	prevent ns, minus his must b ine is the r STN mo	DC char s 1.	ge build- ammed, of pixels) respec	in s p
17:8 7	R/W	Th pi Wi At Cl Cl Th ac lin Cl Cl Cl Cl Cl Cl Cl Cl Cl Cl Cl Cl Cl	n (LAC). ithin the $\frac{1}{CB} = \frac{4}{9} \text{ or}$ eserved PL (Cloc his is the dition to he dividen PL = actu CS (LCD - System - Video c SD (LCD he select ock of LC - no divident - no divid	This pin i display. Tif f lines – 1 ks Per Lin actual nu the PPL i d by 4, 8 c ual_clocks Clock So bus clock clock from Clock Sc ed clock from Clock Sc ed clock from Clock Sc ed clock from is divided is divided	e) mber of (ield in th or two-an <u>a per_linu</u> urce sele ((BCLK) <u>PMU (Vo</u> urce Div oy LCS b ler, LCLP by 4	periodi program clocks o e LCD d-two-tr a - 1 cction) CLK) isor) it is divis	cally inver nmed is the utput to th Fiming 0 R hirds for m	t the pola e numbe e LCD p egister. 1 ono 4-bit	arity of the r of lines anel each The numb mode, m	e power betweer l line, mi er of clo ono 8-bi	supply to transitio nus 1. Th cks per li t, or colo	prevent ns, minus his must b ine is the r STN mo	DC char s 1.	ge build- ammed, of pixels) respec	in s p
17:8 7	R/W	Th pi Wi At Cl Cl Cl Cl Cl Cl Cl Cl Cl Cl Cl Cl Cl	n (LAC). ithin the $\frac{1}{CB} = \frac{4}{9} \text{ or}$ eserved PL (Clocchis is the didition to the divided PL = actu CS (LCD - System - Video c SD (LCD ne select ock of LC - no divided - clock - clock - clock	This pin i display. Tif f lines – 1 ks Per Lin actual nu the PPL i d by 4, 8 c ual_clocks Clock So bus clock clock from Clock Sc ed clock from Clock Sc ed clock from Clock Sc ed clock from is divided is divided	e) mber of (ield in th or two-an <u>a per_linu</u> urce sele ((BCLK) <u>PMU (Vo</u> urce Div oy LCS b ler, LCLP by 4 by 16	periodi program clocks o e LCD d-two-tr a - 1 cction) CLK) isor) it is divis	cally inver nmed is the utput to th Fiming 0 R hirds for m	t the pola e numbe e LCD p egister. 1 ono 4-bit	arity of the r of lines anel each The numb mode, m	e power betweer l line, mi er of clo ono 8-bi	supply to transitio nus 1. Th cks per li t, or colo	prevent ns, minus his must b ine is the r STN mo	DC char s 1.	ge build- ammed, of pixels) respec	in s p
17:8 7 6:5	R/W R/W	Th pi Wi At Cl Cl Cl Cl Cl Cl Cl Cl Cl Cl Cl Cl Cl	n (LAC). ithin the $\frac{1}{CB} = \frac{4}{9} \text{ or}$ ithin the $\frac{1}{CB} = \frac{4}{9} \text{ or}$ is ithe $\frac{1}{2}$ PL (Clocchis is the divident of th	This pin i display. Tif f lines – 1 ks Per Lin actual nu the PPL i d by 4, 8 c ual_clocks Clock So bus clock clock from Clock Sc ed clock from Clock Sc ed clock from is divided vedI Clock Di	e) mber of (ield in th or two-an <u>s</u> per_linu urce sele ((BCLK) PMU (Vo urce Div oy LCS b ler, LCLP by 4 by 16 visor)	periodi program clocks o e LCD d-two-tr d-two-tr e – 1 cction) CLK) is or) it is divid	cally inver nmed is the utput to th Fiming 0 R hirds for m	t the pola e numbe e LCD p egister. 1 ono 4-bit	arity of the r of lines I anel each The numb mode, m	e power betweer I line, mi er of clo ono 8-bi	supply to transition nus 1. Th cks per li t, or colo source c	prevent ns, minus his must b ine is the r STN mo	DC char s 1. be progra number ode (23/3)	ge build- ammed, of pixels) respec	in ; p
17:8 7 6:5	R/W R/W	Th pi Wi At CC CC Th ac lir CC U CC 0 1 CC 0 0 1 CC 0 0 1 CC 0 0 1 1 CC 0 0 1 CC 0 0 1 CC 0 0 1 CC 0 0 1 CC 0 0 0 1 CC 0 0 0 0	n (LAC). ithin the $\frac{CB}{CB} = \# o$ $\frac{CB}{CB} = \# o$ $\frac{CB}{CB} = \# o$ $\frac{CB}{CB} = \# o$ $\frac{CD}{CB} = \# o$ $\frac{CD}{CD} = \frac{1}{C}$ $\frac{CD}{CD} = \frac{1}{C}$ $\frac{CD}{CD} = \frac{1}{C}$ $\frac{CD}{CD} = \frac{1}{C}$ $\frac{CD}{CD} = \frac{1}{C}$ $\frac{1}{C}$	This pin i display. Th f lines – 1 ks Per Lin actual nu the PPL t d by 4, 8 c ual_clocks Clock So bus clock clock from Clock Sc ed clock to Clock Sc ed clock to Clock Sc ed clock to control vision is divided ved I Clock Di d to spec v/2 to LCL	e) mber of (ield in th or two-an <u>s_per_lin</u> urce sele ((BCLK) <u>PMU (Vi</u> urce Div oy LCS b ler, LCLP by 4 by 16 visor) cify the fm K/33, wh	periodi program clocks o e LCD ⁻ d-two-tr d-two-tr e – 1 cction) CLK) is or) it is divid c.	cally inver nmed is the utput to th Fiming 0 R nirds for me	t the pola e numbe e LCD p egister. 1 ono 4-bit D pre-div	anity of the r of lines I anel each The numb mode, m rider. The ed on LC	e power betweer I line, mi er of clo ono 8-bi divided	supply to transition nus 1. Th cks per li t, or colo source c	prevent ns, minus his must b ine is the r STN mo	DC char s 1. be progra number ode (23/3)	ge build- ammed, of pixels) respec	in ; p
17:8 7 6:5	R/W R/W	Th pi Wi At CC CC Th ac lir CC U CC 0 1 CC 0 0 1 CC 0 0 1 CC 0 0 1 CC 0 0 1 CC 0 0 1 CC 0 0 1 CC 0 0 1 CC 0 0 1 CC 0 0 0 1 CC 0 0 0 0	n (LAC). ithin the $\frac{CB}{CB} = \# o$ $\frac{CB}{CB} = \# o$ $\frac{CB}{CB} = \# o$ $\frac{CB}{CB} = \# o$ $\frac{CB}{CB} = \# o$ $\frac{CD}{CD} = \frac{1}{C}$ $\frac{CD}{CD} = \frac{1}{C}$ $\frac{CD}{CD} = \frac{1}{C}$ $\frac{CD}{CD} = \frac{1}{C}$ $\frac{CD}{CD} = \frac{1}{C}$ $\frac{CD}{CD} = \frac{1}{C}$ $\frac{1}{C} = \frac{1}{C}$ $\frac{1}{C$	This pin i display. Th f lines – 1 ks Per Lin actual nu the PPL t d by 4, 8 c ual_clocks Clock So bus clock clock from Clock Sc ed clock t CD control vision is divided ved I Clock Di d to spec v/2 to LCL / (PCD +	s used to ne value e) mber of (ield in th or two-an <u>s per_lin</u> urce sele ((BCLK) <u>PMU (Vi</u> urce Div oy LCS b ler, LCLP by 4 by 16 visor) cify the fm K/33, wh 2)	periodi program clocks o e LCD ⁻ d-two-tr d-two-tr e – 1 cction) CLK) is divid c.	cally inver nmed is the utput to th Firming 0 R hirds for m ded by LC ded by LC	t the pola e numbe e LCD p egister. 1 ono 4-bit D pre-div ignal bas ock divid	anity of the r of lines I anel each The numb mode, m rider. The ed on LC ed by CS	e power between l line, mi er of clo ono 8-bi divided	supply to transition nus 1. Th cks per li t, or colo source c	prevent ns, minus his must b ine is the r STN mo	DC char s 1. be progra number ode (2 ³ / ₃) omes the	ge build- ammed, of pixels) respec	er
17:8 7 6:5	R/W R/W	Th pi wii Al Cl Cl Th acc lir Cl LC 0 1 Cl Cl	n (LAC). ithin the $\frac{CB}{CB} = \frac{\# o}{2} o$ eserved PL (Cloc inis is the diftion to a divider PL = actu CS (LCD - System - Video c SD (LCD ne select ock of LC - no divider - clock - clock	This pin i display. Th f lines – 1 ks Per Lin actual nu the PPL t d by 4, 8 c ual_clocks Clock So bus clock clock from Clock Sc clock from Clock Sc ed clock t CD control vision is divided ved I Clock Di d to spec v/2 to LCL / (PCD + LCP is not	e) mber of (ield in th or two-an <u>s_per_lin</u> urce sele ((BCLK) <u>PMU (Vi</u> urce Div oy LCS b ler, LCLP by 4 by 16 visor) cify the fm K/33, wh 2) the frequ	periodi program clocks o e LCD ⁻ d-two-tr d-two-tr e – 1 cction) CLK) is or) it is divid c. equence ere LCL ency of	cally inver nmed is the utput to th Firming 0 R nirds for m ded by LC ded by LC y of LCP si .K is the cl some non	t the pola e numbe e LCD p egister. 1 ono 4-bit D pre-div ignal bas ock divid	anity of the r of lines I anel each The numb mode, m rider. The ed on LC ed by CS k rate tha	e power between l line, mi er of clo ono 8-bi divided LK frequ iD.	supply to transition nus 1. Th cks per li t, or colo source c uency. Piz	prevent ns, minus his must b ine is the r STN mo lock becc kel clock	DC char s 1. be progra number ode (2 ³ / ₃) omes the frequence	ge build- ammed, of pixels) respec fundam	er
17:8 7 6:5	R/W R/W	Th pi Qi Ci Ci Th acc lin Ci Ci	n (LAC). ithin the $\frac{CB}{CB} = \frac{\# o}{2} o$ eserved PL (Cloc inis is the diftion to a divider PL = actu CS (LCD - System - Video c SD (LCD ne select ock of LCD - no divider D - clock - clo	This pin i display. Th f lines – 1 ks Per Lin actual nu the PPL f d by 4, 8 c ual_clocks Clock So bus clock clock from Clock Sc ed clock to Clock Sc ed clock to Clock Sc ed clock to Clock Sc d clock Di clock Sc d clock Sc d clock Di clock Sc d clock Sc d clo	e) mber of (ield in th or two-an <u>s_per_lin</u> urce sele ((BCLK) <u>PMU (Vi</u> urce Div oy LCS b ler, LCLP by 4 by 16 visor) cify the fr K/33, wh 2) the frequ (4-bit inte	periodi program clocks o e LCD ⁻ d-two-tr d-two-tr e – 1 cction) CLK) is or) it is divid c. equence ere LCL ency of erface),	cally inver nmed is the utput to th Firming 0 R nirds for m ded by LC ded by LC y of LCP si .K is the cl some non four pixels	t the pola e numbe e LCD p egister. 1 ono 4-bit D pre-div ignal bas ock divid ninal clocs are outs	anel each r of lines l anel each The numb mode, m rider. The ed on LC ed by CS k rate tha but per LC	e power between i line, mi er of clo ono 8-bi divided LK frequ iD.	supply to transition nus 1. Th cks per li t, or colo source c uency. Piz- ual pixels , so the F	prevent ns, minus his must b ine is the r STN mo lock becc kel clock kel clock	DC char s 1. De progra number ode (2 ³ / ₃) omes the frequence out to the c is one o	ge build- ammed, of pixels) respec fundam	in s p
17:8 7 6:5	R/W R/W	Th pi Qi Ci Ci	n (LAC). ithin the $\frac{CB}{CB} = \frac{\# o}{2} o$ eserved PL (Cloc inis is the dition to a divider PL = actu CS (LCD - System - Video c SD (LCD ne select ock of LCD - no divider D - clock - c	This pin i display. Th f lines – 1 ks Per Lin actual nu the PPL f d by 4, 8 c ual_clocks Clock So bus clock clock from Clock Sc ed clock from Clock Sc ed clock from Clock Sc ed clock bi s divided ved I Clock Di control vision is divided ved I Clock Di control vision is divided ved I Clock Di control vision is divided ved	e) mber of of reld in th or two-an <u>a per_linu</u> urce sele ((BCLK) <u>PMU (Vi</u> urce Div oy LCS b ler, LCLP by 4 by 16 visor) cify the fr K/33, wh 2) the frequ (4-bit inte n the cas	periodi program clocks o e LCD ⁻ d-two-tf <u>e – 1</u> cction) CLK) is divid c. equence ere LCL ency of erface), e of 8-b	cally inver nmed is the utput to th Firming 0 R nirds for m ded by LC ded by LC y of LCP si .K is the cl some non	t the pola e numbe e LCD p egister. 1 ono 4-bit D pre-div ignal bas ock divid ninal cloc are outp e, PixelCl	anel each rof lines l anel each The numb mode, m rider. The ed on LC ed by CS k rate tha but per LC ock is one	e power between l line, mi er of clo ono 8-bi divided LK frequ D. ti individ CP cycle e-eighth	supply to transitio nus 1. Th cks per li t, or colo source c uency. Piz ual pixels , so the F the nomi	prevent ns, minus his must b ine is the r STN mo lock becc kel clock kel clock	DC char s 1. be progra number ode (2%) omes the frequence out to the c is one of rate, sin	ge build- ammed, of pixels) respec fundam cy can ra e LCD. In quarter ti ce 8 pixe	er

9.1.2.8 LCD Palette Registers (LcdPaletteR, LcdPaletteG, LcdPaletteB, LcdPaletteLSP, and LcdPaletteMSP)

0x800	52030	LcdPale	etteR (Lo	dPalettel	SP for n	nonochro	me displ	ay)								
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Palette	value for	pixel val	lue 7	Palette	value for	pixel va	lue 6	Palette	value for	pixel va	lue 5	Palette	value for	r pixel va	lue 4
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Palette	value for	pixel val	lue 3	Palette	value for	pixel va	lue 2	Palette	value for	pixel va	lue 1	Palette	value for	r pixel va	lue 0
0x800	52034	LcdPale	etteG (Lo	dPalette	MSP for	monochro	ome disp	olay)								
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			pixel val		Palette	value for	pixel va	lue 6		value for	•		Palette	value for	r pixel va	lue 4
	or pixel	value 15	for mon	o disp	or pixel	value 14	for mon	o disp	or pixel	value 13	for mon	o disp	or pixel	value 12	2 for mon	o disp
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			pixel val			value for value 10				value for value 9 t	•				r pixel va for mono	
0x800	52038	LcdPale	etteB													
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Palette	value for	pixel val	lue 3	Palette	value for	pixel va	lue 2	Palette	value for	pixel va	lue 1	Palette	value for	r pixel va	lue 0

9.1.3 LCD controller datapath

User can use both internal SRAM and SDRAM for storage of LCD frame data. The base address of frame data (LcdDBAR) can be located in the internal SRAM as well as SDRAM. If the size of frame data is larger than that of the internal SRAM, the rest of data must be stored in the head of SDRAM. However, user does not have to care about it, because the head of SDRAM is seamlessly connected to the tail of the internal SRAM (refer to Memory Map). DMA of LCD controller will switch between both areas and get proper frame data from them.

FIFO is designed to store 32 words. If user chooses 1 bpp mode for pixel data width, FIFO can store 1024 pixel data at a time. One DMA operation will fill FIFO with 16 words of frame data. The frame data coming out from FIFO will be divided into each pixel or each color component for color mode. Then it is translated by palette registers. The translated pixel or color value has 4-bit width, no matter which bpp mode user chooses. Gray scaler block convert these 4 bit gun data in a single bit per gun, using a patented time/space dither algorithm.

The output of the gray scaler is fed to the LCD data formatter, which formats the pixels in the correct order for the LCD panel type in use: 4 or 8 mono pixels per clock for mono panels, or 2 $\frac{2}{3}$ pixels per clock for color data. The output of the formatter in color mode is bursty, due to the 2 $\frac{2}{3}$ pixels per clock that are output, so the formatter output goes to a small FIFO, which smoothes out this burstiness, before data is output to the LCD panel at a constant rate.

9.1.4 Color/Grayscale dithering

Entries selected from the look-up palette are sent to the color/grayscale space/time base dither generator. Each 4-bit value is used to select one of 15 intensity levels. Note that two of the 16 dither values are identical. The table below assumes that a pixel data input to the LCD panel is active HIGH. That is, a '1' in the pixel data stream will turn the pixel on, and a '0' will turn it off. If this is not the case, the intensity order will be reversed, with "0000" being the most intense color. This polarity is LCD panel dependent.

The gray/color intensity is controlled by turning individual pixels on and off at varying periodic rates. More intense grays/colors are produced by making the average time that the pixel is off longer than the average time that it is on. The proprietary dither algorithm is optimized to provide a range of intensity values that match the eye's visual perception of color/gray gradations, with smaller changes in intensity nearer to the mid-gray level, and greater nearer the black and the white levels. In color mode, red, green and blue components are gray-scaled simultaneously as if they were mono pixels. The duty cycle and resultant intensity level for all 15 color/grayscale levels is summarized in Table 9-1: Color/grayscale intensities and modulation rates.

Dither Value	Intensity	Modulation Rate
(4 bit value from palette)	(0% is white)	(ration of ON to ON+OFF pixels)
1111	100.0	1
1110	100.0	1
1101	88.9	8/9
1100	80.0	4/5
1011	73.3	11/15
1010	66.6	6/9
1001	60.0	3/5
1000	55.6	5/9
0111	50.0	1/2
0110	44.4	4/9
0101	40.0	2/5
0100	33.3	3/9
0011	26.7	4/15
0010	20.0	1/5
0001	11.1	1/9
0000	0.0	0

Table 9-2. LCD Color/Grayscale Intensities and Modulation Rates

9.1.5 LCD panel dependent settings

These registers need to be set carefully according to a LCD panel specification.


- BW : Monochrome or color display
- BGR : RGB or BGR for color display
- LDW : LCD Data bus width
- IFP, ILP, ICP, IAC : Signal polarity
- PPL, CPL, LPS : Resolution
- LCS, CSD, PCD : Fundamental clock
- VFP, VBP, VSW, HFP, HBP, HSW, ACB : Control timing
- PWREN, BLE : LCD panel on/off control

If a LCD panel is monochome, set **BW** as 1. For a color LCD panel, set **BW** as 0.

In the case of a color LCD panel, the sequence of color components in a pixel can differ by product. Most panels have red as the first color components of a pixel and blue as the last one. In this case, set **BGR** as 0. If **BGR** is set as 1, LCD controller displays a blue component in the first and green and red in a row. Hence, you can display a image without changing the original data to a LCD panel with the different color sequence.

LCD controller supports 8-bit data bus for a color LCD panel. However, for a mono LCD panel, 4-bit and 8-bit data bus are possible. If you set **LDW** as 0, LCD controller displays pixels through LD[3:0]. Set **LDW** as 1 to display though LD[7:0]. The pixel display sequence is depicted in Figure 9-2. The first pixel is output to the MSB of LD. In the color display mode, the first color component is displayed in the first.

Color LCD Panel (BGR = 0)



Color LCD Panel (BGR = 1)

LD[7] B	LD[6] G	LD[5] R	LD[4] B	LD[3] G	LD[2] R	LD[1] B	LD[0] G	LD[7] R	LD[6] B	LD [5] G	•>

Mono LCD Panel with 8-bit data bus

LD[7]	LD[6]	LD[5]	LD[4]	LD[3]	LD[2]	LD[1]	LD[0]	LD[7]	LD[6]	LD[5]	•>

Mono LCD Panel with 4-bit data bus

LD[3]	LD[2]	LD[1]	LD[0]	LD[3]	LD[2]	LD[1]	LD[0]	LD[3]	LD[2]	LD[1]	••

Figure 9-2. Pixel display sequence of LD bus

The LCD panel signals, LFP, LLP, LCP, LAC, LD, LCDEN, and LBLEN, are active high. Hence, the timing diagrams for the signals are shown as active high signals. However, some LCD panels have active low signals. To display images in such panels without any glue logics, LCD controller can program a polarity of each signal. If set **IFP** as 1, LFP pin becomes active low and it is driven low at the start of a new frame. **ILP**, **ICP**, and **IAC** work likewise. It is depicted in Figure 9-3.

ICP can be used to adjust timing of the LCD panel signals. LCD controller drives the signals at the rising edge of LCP when **ICP = 0**. It is to stable the signals at the falling edge of LCP because of most LCD panels read the signals at that time. However, if the timing of LCD panel signals is changed by glue logics such as a voltage level shifter or a LCD panel read the signals at the rising edge of LCP, you can use **ICP** to ensure the timing margin for such cases. The LCD panel signals are driven at the falling edge of LCP when set **ICP** as 1.




Figure 9-3. Changing polarity of LCD panel signals

PPL is to set the number of pixels in each line. **PPL** = (actual_pixels_per_line / 16) - 1

CPL is to set the number of clocks in each line. It is different to **PPL** because STN LCD panels display several pixels for a clock. **CPL** can be calculated as follows:

	BW = 0	BW = 1
	(Mono)	(Color)
LDW = 0 (4-bit data bus)	(actual_pixels_per_line / 4) - 1	-
LDW = 1 (8-bit data bus)	(actual_pixels_per_line / 8) - 1	(actual_pixels_per_line x 3 / 8) - 1

LPS is to set the numer of lines per screen. **LPS** = actual_lines_per_screen - 1




Figure 9-4. Block diagram of clock source generation

LCD controller can have two different clock sources to generate LCD panel signals. If you want to use system bus clock, BCLK, set **LCS** as 0. VCLK also can be used which is generated In PMU. In this case, set **LCD** as 1.

Before the selected clock source is used in LCD controller, it is divided by **CSD**. After the division, LCLK is the fundamental clock that is used to generated LCD panel signals. The frequency of LCLK is as follows:

	LCS = 0 (BCLK)	LCS = 1 (VCLK)	
CPD = 00 (No division)	fbclk	fvclk	
CPD = 01 (1/4 division)	f _{BCLK} / 4	f _{VCLK} / 4	
CPD = 10 (1/16 division)	f _{BCLK} / 16	f _{VCLK} / 16	
CPD = 11 (Reserved)	Unknown	Unknown	

 $\begin{array}{l} \textbf{PCD} \text{ is to set the frequence of LCP.} \\ f_{\text{LCP}} = f_{\text{LCLK}} \mbox{ / (\textbf{PCD} + 2)} \\ \text{Hence, the period of LCP is (\textbf{PCD} + 2) times to the period of LCLK.} \\ t_{\text{LCP}} = t_{\text{LCLK}} \mbox{ x (\textbf{PCD} + 2)} \\ \text{To ensure proper operation of LCD controller, there is lower bound value of PCD.} \end{array}$

	BW = 0 (Mono)	BW = 1 (Color)	
LDW = 0 (4-bit data bus)	PCD >= 2	-	
LDW = 1 (8-bit data bus)	PCD >= 6	PCD >= 2	




Figure 9-5. Timing diagram of a line with LLP, LCP, and LD signals

Figure 9-5 shows the timing diagram of a line displayed by LCD controller. The unit of dimension is the period of LCLK. **PCD** controls LCP signal as explained above. And **HFP**, **HSW**, and **HBP** control LLP signal.

The period and frequence of a line can be calculated:

 $\begin{array}{l} t_{line} = (\ t_{LCP} \ x \ (\ \textbf{CPL} + 1 \) \) + (\ t_{LCLK} \ x \ (\ \textbf{HFP} + 1 + \textbf{HSW} + 1 + \textbf{HBP} + 1 \)) \\ = t_{LCLK} \ x \ (\ (\ \textbf{CPL} + 1 \) \ x \ (\ \textbf{PCD} + 2 \) + (\ \textbf{HFP} + 1 + \textbf{HSW} + 1 + \textbf{HBP} + 1 \)) \\ f_{line} = f_{LCLK} / (\ (\ \textbf{CPL} + 1 \) \ x \ (\ \textbf{PCD} + 2 \) + (\ \textbf{HFP} + 1 + \textbf{HSW} + 1 + \textbf{HBP} + 1 \)) \end{array}$




Figure 9-6. Timing diagram of LFP signal

Figure 9-6 shows the timing diagram of LFP signals that is controlled by **VSW**. The unit of dimension is the period of a line. LCP and LD signal are drawn as simplified. Every new frame starts with active LFP. The period and frequence of a frame are:

$$\begin{split} t_{frame} &= t_{line} \; x \; (\; LPS + 1 + VSW + 1 \;) \\ &= t_{LCLK} \; x \; \{ \; (\; (\; CPL + 1 \;) \; x \; (\; PCD + 2 \;) + (\; HFP + 1 + HSW + 1 + HBP + 1 \;) \;) \\ x \; (\; LPS + 1 + VSW + 1 \;) \} \\ f_{frame} &= f_{line} \; / \; (\; LPS + 1 + VSW + 1 \;) \\ &= f_{LCLK} \; / \; \{ \; (\; (\; CPL + 1 \;) \; x \; (\; PCD + 2 \;) + (\; HFP + 1 + HSW + 1 + HBP + 1 \;) \;) \\ x \; (\; LPS + 1 + VSW + 1 \;) \} \end{split}$$




Figure 9-7. Timing diagram of a frame be different by the differ

Figure 9-7 depicts the complete waveform of a frame. The unit of dimension is the period of a line.

You can choose **ACB** to toggle the bias level of a LCD panel. If a LCD panel uses LAC pin, the value must be carefully determined to ensure the average bias level of LAC as 0. If the average bias is not 0, the LCD panel may suffer long-term damage. To avoid this, the total line number, (LPS + 1 + VSW + 1), should not be the integer multiple propotion of $2 \times (ACB + 1)$.

9.1.6 Frame data dependent settings

- LcdDBAR : Frame memory address
- BPP : Bits per pixel
- LEP : Endian mode in a byte
- LcdPaletteR, LcdPaletteG, LcdPaletteB, LcdPaletteMSP, LcdPaletteLSP : Palette data

The LCD DMA base address register (LcdDBAR) is a read/write register used to specify the base address of the off-chip frame buffer for the LCD. Addresses programmed in the base address register must be aligned on sixteen-word boundaries, thus the least significant six bits (LcdDBAR [5:0]) must always be written with zeros. 31 bits of the register, including the LS 6 bits which must be zero, are valid, because LCD DMA is allowed from SDRAM and the internal SRAM. The most significant bit of LcdDBAR is assumed as '0'.

User must initialize the base address register before enabling the LCD, and may also write a new value to it while the LCD is enabled to allow a new frame buffer to be used for the next frame. The user can change the state of LcdDBAR while the LCD controller is active, after the next frame status bit (LNEXT) is set within the LCD's status register that generates an interrupt request. This status bit indicates that the value in the base address pointer has been transferred to the current address pointer register and that it is safe to write a new base address value. This allows double-buffered video to be implemented if required.

The LCD palette registers are a set of two word and one half-word registers that allow the LCD to be programmed. These registers are used for both color and monochrome display. The format of the palette data is shown below.


In the color display mode, **LcdPaletteR** register translates pixel values for red color component. **LcdPaletteG** and **LcdPaletteB** translate for green and blue color component, respectively. For 8 bpp pixel data, each color component will be unpacked from one byte, as shown below. For 1, 2, and 4 bpp, color components will not be distinguished and whole pixel data will be translated by each palette register.

bit	bit	bit	bit	bit	bit	bit	bit
7	6	5	4	3	2	1	0
	Red			Green		BI	

In the monochrome display mode, LcdPaletteR(LcdPaletteLSP) is used for 8 least significant pixel values and LcdPaletteG(LcdPaletteMSP) for 8 most significant pixel values. It is because maximum 16 palette values are required to translate pixel values in a mono 4 bpp mode. For an example, if a pixel represents 11 in the 4 bpp mode, it will be translated to the value of LcdPaletteMSP[15:12]. For 1 and 2 bpp pixel data, LcdPaletteMSP and a part of LcdPaletteLSP which have no correspondences will be ignored. In the monochrome display mode, LcdPaletteB does nothing.

HMS30C7210 is basically little endian. LCD frame data also follows little endian. However, user can choose the alignment of pixel data in a byte. Figure 9-8 shows display order against the pixel alignment chosen by **LEP**. For 1 and 4 bpp mode, the pixel alignment also follows the same manner as depicted in Figure 9-8.

LCD Display



Frame Memory for LEP = 0 (Big endian pixel order)

	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
Address + 0	Pixel 0		Pixel 1		Pixel 2		Pixel 3	
Address + 1	Pixel 4		Pixel 5		Pix	el 6	Pixe	əl 7
Address + 2	Pixe	el 8		•			->	

Frame Memory for LEP = 1

(Little endian pixel order)

	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
Address + 0	Pixel 3		Pixel 2		Pixel 1		Pixel 0	
Address + 1	Pixel 7		Pixel 6		Pixel 5		Pixe	el 4
Address + 2		•					Pixe	el 8

Figure 9-8. Pixel Display Order for Big and Little-endian Pixel Alignment in 2-bpp Mode

9.1.7 Other settings

- BLEN, PWREN, LCDEN : Enable sequence
- LcdStatus, LcdStatusM, LcdInterrupt : Interrupt mode

LCD panels require that the LCD controller is running before power is applied. For this reason, the LCD's power on control is not set to "1" unless both LcdEn and PWREN are set to "1". Note that most LCD displays require the LcdEn must be set to "1" approximately 20ms before PWREN is set to "1" for powering up. Likewise, PWREN is set to "0" 20ms before LcdEn is set to "0" for powering down.

To change the value of this register, LCD controller must be disabled. Otherwise, LCD may display improperly. Right after disabling the controller by setting **LcdEn** to "0", however, it may still operate until the end of displaying the current active frame. User has to refer **LDONE** bit in **LcdStatus** register to ensure that LCD controller stops the operation.

The LCD controller status, **LcdStatus**, mask, **LcdStatusM**, and interrupt registers, **LcdInterrupt**, all have the same format. Each bit of the status register is a status bit that may generate an interrupt. The corresponding bits in the mask register mask the interrupt. The interrupt register is the logical AND of the status and mask registers, and the interrupt output from the LCD controller is the logical OR of the bits within the interrupt register.

The LCD controller status register contains bits that signal an under-run error for the FIFO, the DMA next base update ready status, and the DMA done status. Each of these hardware-detected events can generate an interrupt request to the interrupt controller.

9.2 Interrupt Controller

The interrupt controller has the following features

- A status register
- Selection of the output path (IRQ or FIQ for each input)
- Enabling the interrupt

The interrupt controller provides a simple software interface to the interrupt system. In an ARM system, two levels of interrupt are available:

- FIQ (Fast Interrupt Request) for fast, low-latency interrupt handling
- IRQ (Interrupt Request) for more general interrupts

Ideally, in an ARM system, only a single FIQ source would be in use at any particular time. This provides a true low-latency interrupt, because a single source ensures that the interrupt service routine may be executed directly without the need to determine the source of the interrupt. It also reduces the interrupt latency because the extrabanked registers, which are available for FIQ interrupts, may be used to maximum efficiency by preventing the need for a context save.

The interrupt controller provides a bit position for each different interrupt source. Bit positions are defined for a software-programmed interrupt. Any interrupt source can be programmed as a source to FIQ or IRQ interrupt. All interrupt source inputs must be active HIGH and level sensitive. Neither hardware priority scheme nor any form of interrupt vectoring is provided, because these functions can be provided in software. Any interrupt source may be masked.

9.2.1 Registers

Address	Name	Width	Default	Description
0x8005.0000	ENABLE	29	0x0000000	Interrupt Enable Register
0x8005.0004	DIR	29	0x0000000	Interrupt Direction Register
0x8005.0008	STATUS	29	0x0000000	Interrupt Status Register
0x8005.000C	-	0	0x000000	Reserved for Test Only : Do not write
0x8005.0010		0	0x000000	Reserved for Test Only : Do not write
0x8005.0020	IRQFIQ	2	0x3	IRQ/FIQ Status Register

Table 9-3. Interrupt Controller Register Summary

31 30 29 28 27 26 25 24	
Reserved TICK GPIOB[15] GPIOB[14] GPIOE GPIOD	
23 22 21 20 19 18 17 16	
GPIOC GPIOB GPIOA KBD 2WSI RTC WDT TIMER3	
15 14 13 12 11 10 9 8	
TIMER2 TIMER1 TIMER0 SMC SSI1 SSI0 UART5 UART4	
7 6 5 4 3 2 1 0	
UART3 UART2 UART1 UART0 ADC LCD USB PMU	

Enable Register: enable each interrupt source 9.2.1.1

Bits	Туре
0:29	R/W

Function

Each bit of this register enables/disables corresponding interrupt sources.

Bit	Interrupt Name	Description
28	TICK	RTC TICK
27	GPIOB[15]	HotSync
26	GPIOB[14]	To the Deep-sleep
25	GPIOE	GPIOE
24	GPIOD	GPIOD
23	GPIOC	GPIOC
22	GPIOB	GPIOB
21	GPIOA	GPIOA
20	KBD	Keyboard Controller
19	2WSI	2WSI
18	RTC	Real Time Clock Controller
17	WDT	Watch Dog Timer
16	TIMER3	TIMER3
15	TIMER2	TIMER2
14	TIMER1	TIMER1
13	TIMER0	TIMER0
12	SMC	SMC
11	SSI1	SSI1
10	SSI0	SSIO
9	UART5	UART5
8	UART4	UART4
7	UART3	UART3
6	UART2	UART2
5	UART1	UART1
4	UART0	UART0
3	ADC	ADC
2	LCD	LCD Controller
1	USB	USB Controller
0	PMU	Power Management Unit
	ble interrupt (default) le interrupt	

0x800	50004								
	31		30	29	28	27	26	25	24
	Reserve	ed			TICK	GPIOB[15]	GPIOB[14]	GPIOE	GPIOD
	23		22	21	20	19	18	17	16
	GPIOC		GPIOB	GPIOA	KBD	2WSI	RTC	WDT	TIMER3
	15		14	13	12	11	10	9	8
	TIMER	2	TIMER1	TIMER0	SMC	SSI1	SSI0	UART5	UART4
	7		6	5	4	3	2	1	0
	UART3		UART2	UART1	UART0	ADC	LCD	USB	PMU
	Bits	Туре	Function						
	0:29	R/W	Each bit of	this register indica	ates whether it is I	RQ or FIQ for cor	responding interr	upt sources.	
			0 = IRQ (de	fault)					
_			1 = FIQ						

9.2.1.2 Direction Register: interrupt source will trigger nIRQ or nFIQ

9.2.1.3 Status Register: current interrupt request status (read-only)

0x80050008

30	29	28	27	26	25	24
		TICK	GPIOB[15]	GPIOB[14]	GPIOE	GPIOD
22	21	20	19	18	17	16
GPIOB	GPIOA	KBD	2WSI	RTC	WDT	TIMER3
14	13	12	11	10	9	8
TIMER1	TIMER0	SMC	SSI1	SSI0	UART5	UART4
6	5	4	3	2	1	0
UART2	UART1	UART0	ADC	LCD	USB	PMU
	22 GPIOB 14 TIMER1 6	22 21 GPIOB GPIOA 14 13 TIMER1 TIMER0 6 5	TICK 22 21 20 GPIOB GPIOA KBD 14 13 12 TIMER1 TIMER0 SMC 6 5 4	TICK GPIOB[15] 22 21 20 19 GPIOB GPIOA KBD 2WSI 14 13 12 11 TIMER1 TIMERO SMC SSI1 6 5 4 3	TICK GPIOB[15] GPIOB[14] 22 21 20 19 18 GPIOB GPIOA KBD 2WSI RTC 14 13 12 11 10 TIMER1 TIMER0 SMC SSI1 SSI0 6 5 4 3 2	TICK GPIOB[15] GPIOB[14] GPIOE 22 21 20 19 18 17 GPIOB GPIOA KBD 2WSI RTC WDT 14 13 12 11 10 9 TIMER1 TIMER0 SMC SSI1 SSI0 UART5

Bits	Туре	Function
0:29	R	Each bit of this register indicates whether IRQ(or FIQ) is generated or not. Masked bit by Enable Register shows always '0'. 0 = No interrupt request (default) 1 = Interrupt pending

9.2.1.4 IRQFIQ Register: current IRQ/FIQ status (read-only)

050020												
7		6	5	4	3	2	1	0				
Reserv	/ed						IRQ	FIQ				
Bits	Туре	Function	Function									
0:1	R	Bit 1 indica 0 = Reque	Function Bit 0 indicates current status of nFIQ. Bit 1 indicates current status of nIRQ. 0 = Request pending 1 = No request (default)									

9.2.2 Interrupt Control

The interrupt controller provides interrupt request status, interrupt enable and interrupt direction selection registers. The enable register is used to determine whether or not an active interrupt source should generate an interrupt request to the processor. All bits are cleared by system reset.

The interrupt request status indicates whether or not the interrupt source is causing a processor interrupt.

The direction register is used to determine which interrupt request is generated to the CPU. If the bit is set, FIQ request is activated. All bits are cleared by system reset. TIC registers are used only for the production test. TIC Input Select Register is used to drive interrupt request sources by CPU. When this register is set, TIC register bits are regarded as interrupt sources. This bit is cleared by system reset and should be cleared in normal operation.

9.3 USB Slave Interface

This section describes the implementation-specific options of USB protocol for a device controller. It is assumed that the user has knowledge of the USB standard. This USB Device Controller (USBD) is chapter 9 (of USB specification) compliant, and supports standard device requests issued by the host. The user should refer to the Universal Serial Bus Specification revision 1.1 for a full understanding of the USB protocol and its operation. (The USB specification 1.1 can be accessed via the World Wide Web at: http://www.usb.org). The USBD is a universal serial bus device controller (slave, not hub or host controller) which supports three endpoints and can operate half-duplex at a baud rate of 12 Mbps. Endpoint 0,by default is only used to communicate control transactions to configure the USBD after it is reset or physically connected to an active USB host or hub. Endpoint 0's responsibilities include connection, address assignment, endpoint configuration and bus enumeration.

The connected host that can get a device descriptor stored in USBD's internal ROM via endpoint 0 configures the USBD. The USBD uses two separate 32 x 8 bit FIFO to buffer receiving and transmitting data to/from the host. The CPU can access the USBD using Interrupt controller, by setting the control register appropriately. This section also defines the interface of USBD and CPU.

FEATURES

- Full universal serial bus specification 1.1 compliant.
- Receiver and Transceiver have 32 bytes FIFO individually (this supports maximum data packet size of bulk transfer).
- Internal automatic FIFO control logic. (According to FIFO status, the USBD generates Interrupt service request signals to the CPU)
- Supports high-speed USB transfer (12Mbps).
- There are two endpoints of transmitter and receiver respectively, totally three endpoints including endpoint 0 that has responsibility of the device configuration.
- CPU can access the internal USB configuration ROM storing the device descriptor for Hand-held PC (HPC) by setting the predefined control register bit.
- USB protocol and device enumeration is performed by internal state-machine in the USBD.
- The USBD only supports bulk transfer of 4-transfer type supported by USB for data transfer.
- Endpoint FIFO (Tx, Rx) has the control logic preventing FIFO overrun and under run error.

Note: Product ID: 7210 Vendor ID: 05b4 (* can be modified)

9.3.1 Block Diagram




Figure 9-9. USB Block Diagram

The USB, Figure 9-9. USB Block Diagram comprises the Serial Interface Engine (SIE) and Device Interface (DEV). The SIE connects to the USB through a bus transceiver, and performs NRZI conversion, bit un-stuffing, CRC checking, packet decoding and serial to parallel conversion of the incoming data stream. In outgoing data, it does the reverse, that is, parallel to serial of outgoing data stream and packetizing the data, CRC generation, bit stuffing and NRZI generation.

The DEV provides the interface between the SIE and the device's endpoint FIFO, ROM storing the device descriptor. The DEV handles the USB protocol, interpreting the incoming tokens and packets and collecting and sending the outgoing data packets and handshakes. The endpoints FIFO (RX, TX) give the information of their status (full/ empty) to the AMBA interface and AMBA I/F enable the CPU to access the FIFO's status register and the device descriptor stored in ROM. The AMBA interface generates a FIFO read/write strobe without FIFO's errors, based on APB signal timing. In case of data transmitting through TX FIFO (when USB generates an OUT token, AMBA I/F generates Interrupt to CPU), the user should set the transmitting enable bit in the control register. If the error of FIFO (Rx: overrun, TX: under-run) occurs, the AMBA I/F cannot generate FIFO read/ write.

9.3.2 External Signals

Pin Name	Туре	Description
USBP	I/O	USB transceiver signal for P+
USBN	I/O	USB transceiver signal for N+

Refer to Figure 2-1. 208 Pin diagram.

9.3.3 Registers

Address	Name	Width	Default	Description
0x8005.1000	GCTRL	3	0x0	USB Global Configuration Register
0x8005.1004	EPCTRL	21	0x0	Endpoint Control Register
0x8005.1008	INTMASK	10	0x3ff	Interrupt Mask Register
0x8005.100C	INTSTAT	20	0x0	Interrupt Status Register
0x8005.1018	DEVID	32	0x721005b4	Device ID Register
0x8005.101C	DEVCLASS	32	0xffffff	Device Class Register
0x8005.1020	INTCLASS	32	0xfffff	Interface Class Register
0x8005.1024	SETUP0	32	-	SETUP Device Request Lower Address
0x8005.1028	SETUP1	32	-	SETUP Device Request Upper Address
0x8005.102C	ENDP0RD	32	-	ENDPOINT0 Read Address
0x8005.1030	ENDP0WT	32	-	ENDPOINT0 WRITE Address
0x8005.1034	ENDP1RD	32	-	ENDPOINT1 READ Address
0x8005.1038	ENDP2WT	32	-	ENDPOINT2 WRITE Address

Table 9-4 USB Slave interface Register Summary

9.3.3.1 GCTRL

0x8005.1000

31			4	3	2	1	0			
Reser	ved			TRANSel	WBack	Resume	-			
Bits	Type Function									
3	R/W	Forced SUSPEND mode setting '1' : Forced SUSPEND enable								
2	R/W		 '0': Foced SUSPEND disable. And, normal operation or normal SUSPEND enable. writeback mode for Interrupt status register. '1': writeback erase enable 							
1	R/W	 '0' : writeback erase disable. '0' : back erase disable. This Enables Remote Resume Capabilities. When This Bit Set, USB Drives remote resume signaling. Should be cleared to stop resume 								

9.3.3.2 EPCTRL

0x8005.1004

31	21	20	19		18	17	16	15	14	13	12
Reserved		CLR2	CLF	۲1	CLR0	E2TXB		E2SND	E2NK	E2ST	E2En
11	10	9	8	7			4	3	2	1	0
E1RCV	E1NK	E1ST	E1En	E0T.	XB			E0NK	E0ST	E0TR	E0En

Bits	Туре	Function
21	R/W	Read Ready Signal control for Endpoint 2
		'1' : read ready signal operation disabled. (always not-ready)
		'0' : read ready signal operation enabled.
20	R/W	Clear Endpoint2 FIFO Pointer(Auto cleared by Hardware).
19	R/W	Clear Endpoint1 FIFO Pointer(Auto cleared by Hardware).
18	R/W	Clear Endpoint0 FIFO Pointer(Auto cleared by Hardware).
17~1	R/W	USB Can Transmit NON Maximum sized Packet. This Field contains the residue byte which should be transmitted.
6		
15	R/W	This Bit enables NON Maximum sized Packet transfer. After NON maximum sized packet transfer, this bit is auto
		cleared and return to Maximum Packet size transfer mode.
14	R/W	When This Bit is Set, and Endpoint2 is not enabled, USB should send NAK Handshake
13	R/W	When This Bit is Set, and Endpoint2 is not enabled, USB should send STALL Handshake
12	R/W	Enable Endpoint2 as IN Endpoint
11	R/W	This bit must be zero. So only maximum packet size RX transfer mode is supported. This means RX (HOST
		OUT) data packet size is fixed to 32 bytes only.
10	R/W	When This Bit is Set, and Endpoint1 is not enabled, USB should send NAK Handshake
9	R/W	When This Bit is Set, and Endpoint1 is not enabled, USB should send STALL Handshake
9 8	R/W	Enable Endpoint1 as OUT Endpoint
7~4	R/W	This Bit Stores the Byte Count which should be transmitted to HOST when IN token is received (Exception ::
		When This bit is 0, 8 Byte are transferred)
3	R/W	When This Bit is Set, and Endpoint0 is not enabled, USB should send NAK Handshake
2	R/W	When This Bit is Set, and Endpoint0 is not enabled, USB should send STALL Handshake
1	R/W	When this Bit1, Endpoint0 is configured to IN endpoint. (others OUT endpoint)
0	R/W	Enable Endpoint0

9.3.3.3 INTMASK

0x8005.1008

05.1008											
31	10	9	8	7	6	5	4	3	2	1	0
Reser	ved	E0STL	SUS	RESET	E2EM	E10V	E1FU	E0EM	E00V	E0FU	SET
Bits	ts Type Function										
9	R/W	Mask	Mask Endpoint0 Stall Interrupt								
8	R/W	R/W Mask SUSPEND Interrupt									
7	R/W	Mask USB Cable RESET Interrupt									
6	R/W	Mask	Mask Endpoint2 Empty Interrupt								
5	R/W	Mask	Endpoint1 (Overrun Interrup	t (May not b	e used)					
4	R/W	Mask	Endpoint1 I	Full Interrupt							
3	R/W	Mask	Endpoint0 I	Empty Interrupt							
2	R/W	Mask	Mask Endpoint0 Overrun Interrupt (May not be used)								
1	R/W	Mask	Mask Endpoint0 Full Interrupt								
0	R/W	Mask Endpoint0 Setup Token Received Interrupt									

9.3.3.4 INTSTAT

0x8005.100C

31		20	19		14	13			0
Reserved			EP1RXBYTE			EPORXBYTE			
9	8	7	6	5	4	3	2	1	0
E0STL	SUS	RESET	E2EM	E10V	E1FU	E0EM	E00V	E0FU	SET

Bits	Туре	Function
19~1	R/W	Currently Remained Byte In Endpoint1 Receive FIFO which should be read by HOST
4		
13~1	R/W	Currently Remained Byte in Endpoint0 Receive FIFO which should be read by HOST
0		
9	R/W	Endpoint0 Stall Interrupt
8	R/W	SUSPEND Interrupt
7	R/W	USB Cable RESET Interrupt
6	R/W	Endpoint2 Empty Interrupt
5	R/W	Endpoint1 Overrun Interrupt (May not be used)
4	R/W	Endpoint1 Full Interrupt
3	R/W	Endpoint0 Empty Interrupt
2	R/W	Endpoint0 Overrun Interrupt (May not be used)
1	R/W	Endpoint0 Full Interrupt
0	R/W	Endpoint0 Setup Token Received Interrupt

9.3.3.5 DEVID

0x8005.1018

0011010		
Bits	Туре	Function
31:0	R/W	USB Core Can Change Device ID Field by writing Appropriate Device ID Value to This Register

9.3.3.6 DEVCLASS

0x8005.101C

000	0.1010		
_	Bits	Туре	Function
	23:0	R/W	USB Core Can Change Device Class Field by writing Appropriate Device ID Value to This Register

9.3.3.7 INTCLASS

0x8005.1020

00.1020		
Bits	Туре	Function
23:0	R/W	USB Core Can Change Interface Class Field by writing Appropriate Device ID Value to This Register

While USB device configuration process, HOST requests Descriptors. This USB block has a hard-wired descriptor ROM, but there are 3 fields (whole 10 bytes size) user adjustable.

[DEVICE DESCRIPTOR]

* see USB spec. 1.1 (9.6 Standard USB Descriptor Definitions) for more detail

OFFSET (BYTE)	INITIAL VALUE	DESCRIPTION	ADJUSTABLE
h00	h12	length	
h01	h01	DEVICE	
h02	h00	spec version 1.00	
h03	h01	spec version	
h04	hFF	device class	YES
h05	hFF	device sub-class	YES
h06	hFF	vendor specific protocol	YES
h07	h08	max packet size	
h08	hB4	vendor id	YES
h09	h05	vendor id (05b4) for HME	YES
h0a	h02	product id	YES
h0b	h72	product id (7210) for HME7210	YES
h0c	h01	device release #	
h0d	h00	device release #	
h0e	h00	manufacturer index string	
h0f	h00	product index string	
h10	h00	serial number index string	
h11	h01	number of configurations	

* DEVID register has 32-bit width and it covers vendor id to product id (offset from h08 to h0b): DEVID [31:24] – h0b, DEVID [23:16] – h0a, DEVID [15:8] – h09, DEVID [7:0] – h08

* DEVCLASS register has 24-bit width and it covers device class to vendor specific protocol (offset from h04 to h06): DEVCLASS [23:16] – h06, DEVCLASS [15:8] – h05, DEVCLASS [7:0] – h04

[CONFIGURATION DESCRIPTOR]

OFFSET (BYTE)	INITIAL VALUE	DESCRIPTION	ADJUSTABLE
h00	h09	Length of this descriptor	
h01	h02	CONFIGURATION (2)	
h02	h20	Total length includes endpoint descriptors	
h03	h00	Total length high byte	
h04	h01	Number of interfaces	
h05	h01	Configuration value for this one	
h06	h00	Configuration - string	
h07	h80	Attributes - bus powered, no wakeup	
h08	h32	Max power - 100 ma is 50 (32 hex)	
h09	h09	Length of the interface descriptor	
h0a	h04	INTERFACE (4)	
h0b	h00	Zero based index 0f this interface	
h0c	h00	Alternate setting value (?)	
h0d	h02	Number of endpoints (not counting 0)	
h0e	hFF	Interface class, ff is vendor specific	YES
h0f	hFF	Interface sub-class	YES
h10	hFF	Interface protocol	YES
h11	h00	Index to string descriptor for this interface	
h12	h07	Length of this endpoint descriptor	
h13	h05	ENDPOINT (5)	
h14	h01	Endpoint direction (00 is out) and address	
h15	h02	Transfer type – h02 = BULK	
h16	h20	Max packet size - low : 32 byte	
h17	h00	Max packet size – high	
h18	h00	Polling interval in milliseconds (1 for iso)	
h19	h07	Length of this endpoint descriptor	
h1a	h05	ENDPOINT (5)	
h1b	h82	Endpoint direction (80 is in) and address	
h1c	h02	Transfer type – h02 = BULK	
h1d	h20	Max packet size - low : 32 byte	
h1e	h00	Max packet size – high	
h1f	h00	Polling interval in milliseconds (1 for iso)	

* see USB spec. 1.1 (9.6 Standard USB Descriptor Definitions) for more detail * The descriptor has 4 parts : Configuration, Interface, Endpoint1, Endpoint2 (doubled lines)

[STRING DESCRIPTOR]

OFFSET	INITIAL VALUE	DESCRIPTION	ADJUSTABLE	
h0	h02	size in bytes		
h1	h03	STRING type (3)		

* This index zero string descriptor means a kind of look up table. As there is no other string descriptor and as there is no further information in this descriptor, USB block does not support strings. (All string index fields are filled with zero)

9.3.3.8 SETUP0 / SETUP1

0x8005.1024 / 0x8005.1028

Bits	Туре	Function
31:0	R/W	USB Core can accept vendor specific protocol command using Endpoint0. This Register contains previously
		received Setup Device Request Value (64-bit Wide, half in each Register)

Below is Request format from HOST when configuration.

[Standard Device Request Format]

bmRequestType	bRequest	wValue	windex	wLength
Byte 0	Byte 1	Byte 2 / Byte 3	Byte 4 / Byte 5	Byte 6 / Byte 7

When HOST sends request to USB device, this USB block handles a few requests by SIE (Serial Interface Engine).

This is the condition of requests which this USB SIE can handle.

- Request Type must be Standard (b00): see USB spec. 9.3 Table 9-2 'Format of Setup Data' for more detail. Offset 0 (bmRequestType field) D[6:5] (Type) ; 00 – Standard, 01 Class, 10 – Vendor, 11 – reserved.
- Request must be one of these: GET_DESCRIPTOR, SET_ADDRESS, SET_INTERFACE, SET_CONFIGURATION, GET_INTERFACE, GET_CONFIGURATION and GET_STATUS.

So for requests other than above, HMS30C7210 USB sets 9.3.3.4 INTSTAT[0] and it means HOST sent Setup Request that USB SIE cannot handle by itself and these 9.3.3.8 SETUP0 / SETUP1 resister hold Device Request Data (8 bytes : 64 bit described above). This function is to handle standard requests that SIE cannot handle and to handle vendor specific requests.

* Note: 9.3.3.4 INTSTAT [0] bit will not go 'high' in case of Setup request if SIE can handle that request by itself.

9.3.3.9 ENDPORD

0x8005.102C

005.1020						
_	Bits	Туре	Function			
-	31:0	R/W	Each Endpoint 0 FIFO Read			

9.3.3.10 ENDPOWT

0x8005.1030

0000.1000						
	Bits	Туре	Function			
	31:0	R/W	Each Endpoint 0 FIFO Write			

9.3.3.11 ENDP1RD

0x8005.1034

Bits	Туре	Function
31:0	R/W	Each Endpoint 1 FIFO Read

9.3.3.12 ENDP2WT

0x8005.1038

000.1000		
Bits	Туре	Function
31:0	R/W	Each Endpoint 2 FIFO Write

9.3.4 Theory of Operation

The MagnaChip USB Core enables a designer to connect virtually any device requiring incoming or outgoing PC data to the Universal Serial Bus. As illustrated in Figure 9-1: USB Block Diagram, the USB core comprises two parts, the SIE and DEV. The SIE connects to the Universal Serial Bus via a bus transceiver. The interface between the SIE and the DEV is a byte-oriented interface that exchanges various types of data packets between two blocks.

Serial Interface Engine

The SIE converts the bit-serial, NRZI encoded and bit-stuffed data stream of the USB into a byte and packet oriented data stream required by the DEV. As shown in Figure 9-2: USB Serial Interface Engine, it comprises seven blocks: Digital Phase Lock Loop, Input NRZI decode and bit-unstuff, Packet Decoder, Packet Encoder, Output bit stuff and NRZI encode, Counters, and the CRC Generation & Checking block. Each of the blocks is described in the following sections.




Figure 9-10. USB Serial Interface Engine

Digital Phase Lock Loop

The Digital Phase Lock Loop module takes the incoming data signals from the USB, synchronizes them to the 48MHz input clock, and then looks for USB data transitions. Based on these transitions, the module creates a divide-by-4 clock called the usbclock. Data is then output from this module synchronous to the usbclock.

Input NRZI decode and bit-unstuff

The Input NRZI decodes and bit-unstuff module extracts the NRZI encoded data from the incoming USB data. Transitions on the input serial stream indicate a 0, while no transition indicates a 1. Six ones in a row cause the transmitter to insert a 0 to force a transition, therefore any detected zero bit that occurs after six ones is thrown out.

Packet Decoder

The Packet Decoder module receives incoming data bits and decodes them to detect packet information. It checks that the PID (Packet ID) is valid and was sent without error.

After decoding the PID, the remainder of the packet is split into the address, endpoint, and CRC5 fields, if present. The CRC Checker is notified to verify the data using the incoming CRC5 field. If the packet is a data packet, the data is collected into bytes and passed on with an associated valid bit. Table 9-1: Supported PID Types shows the PID Types that are decoded (marked as either Receive or Both). At the end of the packet, either the packetok or packetnotok signal is asserted. Packetnotok is asserted if any error condition arose (bad valid bit, bit-stuff, bad PID, wrong length of a field, CRC error, etc.).

PID Type	Value	Send/Receive	PID Type	Value	Send/Receive
OUT	4'b0001	Receive	DATA1	4'b1011	Both
IN	4'b1001	Receive	ACK	4'b0010	Both
SOF	4'b1101	Receive	NAK	4'b1010	Send
SETUP	4'b0000	Receive	STALL	4'b1110	Send
DATA0	4'b0011	Both	PRE	4'b1100	Receive

Table 9-5. USB Supported PID Types

Packet Encoder

The Packet Encoder creates outgoing packets based on signals from the DEV. Table 9-1: Supported PID Types shows the PID Types that can be encoded (marked as Send or Both). For each packet type, if the associated signal sends type is received from the DEV, the packet is created and sent. Upon completion of the packet, packettypesent is asserted to inform the DEV of the successful transmission. The Packet Encoder creates the outgoing PID, grabs the data from the DEV a byte at a time, signals the CRC Generator to create the CRC16 across the data field, and then sends the CRC16 data. The serial bits are sent to the Output bit stuff and NRZI encoder.

Output bit stuff and NRZI encoder

The Output bit stuff and NRZI encoder takes the outgoing serial stream from the Packet Encoder, inserts stuff bits (a zero is inserted after six consecutive ones), and then encodes the data using the NRZI encoding scheme (zeroes cause a transition, ones leave the output unchanged).

Counter block

The Counter block tracks the incoming data stream in order to detect the following conditions: reset, suspend, and turnaround. It also signals to the transmit logic (Output NRZI and bit stuff) when the bus is idle so transmission can begin.

Generation and Checking block

The Generation and Checking block checks incoming CRC5 and CRC16 data fields, and generates CRC16 across outgoing data fields. It uses the CRC polynomial and remainder specified in the USB Specification Version 1.1.

Device Interface

The DEV shown in Figure 9-3: Device Interface works at the packet and byte level to connect a number of endpoints to the SIE. It understands the USB protocol for incoming and outgoing packets, so it knows when to grab data and how to correctly respond to incoming packets. A large portion of the DEV is devoted to the setup, configuration, and control features of the USB. As shown in Figure 9-3: Device Interface the DEV is divided into three blocks: Device Controller, Device ROM, and Start of Frame. The three blocks are described in the following sections.




Figure 9-1 USB Device Interface Device Controller

Device Controller

The Device Controller contains a state machine that understands the USB protocol. The (SIE) provides the Device Controller with the type of packet, address value, endpoint value, and data stream for each incoming packet. The Device Controller then checks to see if the packet is targeted to the device by comparing the address/endpoint values with internal registers that were loaded with address and endpoint values during the USB enumeration process. Assuming the address/endpoint is a match, the Device Controller then interprets the packet. Data is passed on to the endpoint for all packets except SETUP packets, which are handled specially. Data toggle bits (DATA0 and DATA1 as defined by the USB spec) are maintained by the Device Controller. For IN data packets (device to host) the Device Controller sends either the maximum number of bytes in a packet or the number of bytes available from the endpoint. All packets are acknowledged as per the spec. For SETUP packets, the incoming data is extracted into the relevant internal fields, and then the appropriate action is carried out. Table 9-2: Supported Setup Requests lists the types of setup operations that are supported.

Setup Request	uest Value Supported		Setup Request	Value	Supported	
Get Status	0	Device, Interface, Endpoint	Get Configuration	8	Device	
Clear Feature	1	Not supported	Set Configuration	9	Device	
Set Feature	3	Not supported	Get Interface	10	Device	
Set Address	5	Device	Set Interface	11	Device	
Get Descriptor	6	Device	Synch Frame	12	Not supported	
Set Descriptor	7	Not supported				

Table 9-6 USB Supported Setup Requests

Start of Frame

The Start of Frame logic generates a pulse whenever either the incoming Start of Frame (SOF) packet arrives or approximately 1 ms after it the last one arrived. This allows an isochronous endpoint to stay in sync even if the SOF packet has been

garbled.

9.3.5 Endpoint FIFOs (Rx, Tx)

Each endpoint FIFO has the specific number of FIFO depth according to data transfer rate. In case of maximum packet size for bulk transfer is 32 bytes that is supported in USBD. Each FIFO generates data ready signals (means FIFO not full or FIFO not empty) to AMBA IF. It contains the control logic for transferring 4 bytes at a read/write strobe generated by AMBA to obtain better efficiency of AMBA bus.

9.4 ADC Interface Controller

HMS30C7210 has internal ADC and ADC interface logic for analog applications of touch panel interface and general purpose. If user doesn't need these applications or want to use for other functions, there's a direct ADC control register available.

All channels can be used for general purpose application. ADC operating clock is "ACLK" called as "PCLK" in AMBA Peripherals. ADC sampling clock is "OCLK". It is about 8KHz.

FEATURES

- 3-channel 10-bit ADC.
- 8-sample data per one sampling point of touch panel (channel 0,1)
- 4-sample data per one sampling point of general purpose channel(channel 2)
- Manual and Auto ADC power down mode
- ADC input range : ADCVSS ~ ADCVREF
- Conversion time : 4.33usec (@ 3.6923MHz))




Figure 9-11. Block diagram of ADC, ADC I/F

9.4.1 External Signals

Pin Name*	Type**	Description	
ADIN[0]	AI	ADC input. Touch Panel X-axis signal input or general purpose input	
ADIN[1]	AI	ADC input. Touch Panel Y-axis signal input or general purpose input	
ADIN[2]	AI	ADC input. CH2 value input.	
ADCVDD	Р	ADC analog VDD	
ADCVSS	CVSS P ADC analog VSS		
ADCVREF	DCVREF AI ADC Reference voltage.		
TouchXP O Touch screen switch X-positive drive		Touch screen switch X-positive drive	
TouchXN	0	Touch screen switch X-negative drive	
TouchYP	0	Touch screen switch Y-positive drive	
TouchYN			

Refer to Figure 2-1. 208 Pin diagram.

9.4.2 Registers

Address	Name	Width	Default	Description
0x8005.3000	ADCCR	8	0x80	ADC Control Register
0x8005.3004	ADCTPCR	8	0x0	Touch panel Control register
0x8005.3008	ADCBACR	8	0x0	CH2 Control Register
0x8005.3010	ADCISR	8	0x0	ADC Interrupt Status Register
0x8005.3020	ADCDIRCR	8	0x0	ADC Direct Control Register
0x8005.3024	ADCDIRDATA	10	0x0	ADC Direct Data read register
0x8005.3030	ADCTPXDR0	32	0x0	Touch Panel X Data register 0
0x8005.3034	ADCTPXDR1	32	0x0	Touch Panel X Data register 1
0x8005.3038	ADCTPYDR0	32	0x0	Touch Panel Y Data register 0
0x8005.303C	ADCTPYDR1	32	0x0	Touch Panel Y Data register 1
0x8005.3040	ADCTPXDR2	32	0x0	Touch Panel X Data register 2
0x8005.3044	ADCTPXDR3	32	0x0	Touch Panel X Data register 3
0x8005.3048	ADCTPYDR2	32	0x0	Touch Panel Y Data register 2
0x8005.304C	ADCTPYDR3	32	0x0	Touch Panel Y Data register 3
0x8005.3050	ADCMBDATA0	32	0x0	CH2 Data Register0
0x8005.3054	ADCMBDATA1	32	0x0	CH2 Data Register1

Table 9-7. ADC Controller Register Summary

9.4.2.1 ADC Control Register (ADCCR)

7		6	5	4	3	2	1	0
ADCPI	D	DIRECTC			WAIT[3:2]		SOP	LONGCAL
Bits	Туре	Function						
7	R/W	User can This bit b writing th 0: normal	locks the cloc is bit to "0", A	k to ADC and AD	sumption by ADC. C I/F, so they consum Ims calibration time to	•		o "1". But after
ô	R/W	ADC Dire DIRECTO signals an If this bit ADCDIRI 0: No dire	ct access cor c bit can be u re describe in s set to "1", C	sed for direct acc ADCDIRCR regis CPU directly acces In this mode, AD ode	ess from CPU to ADC ster field. ss ADC through ADCE CCR register except /	DIRCR and dir	ectly read ADC res	ult value through
5:4	-	Reserved						
		"ACLK". WAIT bit unstable period. "2 WAIT[1 00 01 10 11	field select da value from AI , 4 clock wait :0] w N 2 4 R	ata loading time o DC. "No Wait" info	a to Digital data contir FADC I/F logic becaus rms that ADC data loa C data loading clock p A period of load Equal to a perio More 2cycles of More 4cycles of Reserved CLK	se in certain ca ading clock pe eriod is longe ing data clock d of ADC conv ACLK	ase ADC I/F logic c riod is equal to AD r than ADC convers	an read wrong or C conversion clock
	R/W		ating Power	down bit				
1		SOP bit c	an be used fo so ADC goes P mode	own mode of ADC	–not ADC I/F- is cont tion to save power. W lode.	•		

9.4.2.2 ADC Touch Panel Control Register (ADCTPCR)

0x8005.3004

7		6 5	4	3	2	1	0				
TPEN		TINTMSK	SWINVT		SSHOT	TRATE[1:0]					
Bits	Туре	Function									
7	R/W	Touch panel rea If this bit is set to 0: Touch panel r 1: Touch panel r	o "1", Touch panel functio ead disable	n is enabled.							
6	R/W			of interrupt sigr	al from Touch pane	el data receiver. R	efer to ADCISR[2]				
5	-	Reserved									
4	R/W	TouchXM and To Also while Touch opposite to Touc Writing this bit to	e signal inversion bit for buchYM output initial valu n panel Y mode in progre hXM and TouchYM resp "1" inverts the above. Fo node in progress, TouchX	ue is "0". While ss, TouchYM v ectively. or example, Tou	alue is "1". Always	Fouch XP and Tour	chYP output value				
3	-	Reserved									
2	R/W	Normally, touch per 4-sample ar 0: data read twic	Reserved Single touch panel read operation. Normally, touch panel data read twice per 4-sample. But this bit is set to "1", touch panel data read just once per 4-sample and saving power to read touch panel. 0: data read twice. Touch panel data is loaded into 1st and 2nd Touch Panel data registers. 1: data read once. Touch panel data is loaded into just 1st Touch Panel data registers.								
1:0		Il adda load olla		aded into just 1	st Touch Panel dat	a registers.					
1:0	R/W	Touch panel dat	e. Touch panel data is lo	aded into just 1	st Touch Panel dat						
1:0	R/W	Touch panel dat	e. Touch panel data is lo a sampling rate.	aded into just 1							
1:0	R/W	Touch panel dat It depends on O	e. Touch panel data is lo a sampling rate. CLK of ADC interface.	descripti							
1:0	R/W	Touch panel dat It depends on O TRATE[1:0] 00 01	e. Touch panel data is lo a sampling rate. CLK of ADC interface. samples / sec 50 samples / sec 100 samples / sec	descripti One san One san	on nple per 160 cycles nple per 80 cycles o	of OCLK of OCLK					
1:0	R/W	Touch panel dat It depends on O TRATE[1:0] 00	e. Touch panel data is lo a sampling rate. CLK of ADC interface. samples / sec 50 samples / sec	descripti One san One san One san	on nple per 160 cycles	of OCLK If OCLK If OCLK					

9.4.2.3 ADC CH2 Control Register (ADCCH2CR)

This register controls CH2 channel check operation.

7		6	5	4	3	2	1	0		
1		U	J	-	5	2	CH2INTMSK	CH2EN		
							GHZINTMOR	ONZEN		
Bits	Туре	Function								
7:2	-	Reserved Should be set to "0"								
1	R/W				upt signal from CH	12 channel da	ta register. Refer to A	DCISR[1].		
		0: Interrupt di 1: Interrupt er								

9.4.2.4 ADC Interrupt Status Register (ADCISR)

7		6	5	4	3	2	1	0
						TP_INT	CH2_INT	
Bits	Туре	Function						
7:3	-	Reserved						
2	R	Interrupt sig Read only v 0: Interrupt	el data interrupt fla gnal is generated valid and writing t was not generate was generated.	at the end of CH his bit to "1" clea		sampling.		
1	R	Interrupt sig TP_INT is g set to "1", T Read only v 0: Interrupt	generated at the e	end of 2 nd TPY_N ed at the end of his bit to "1" clea	IODE after 8-sam 1st TPY_MODE a r this flag.	pling of TPX an	nlping. If SSHOT i d TPY respectively of TPX and TPY re	. But if SSHOT is
		Reserved						

7		6	5	4	3	2	1	0		
DIR_A	IOSTOP	DIR_ACH[2:0]								
Bits	Туре	Function								
7	R/W	Direct AIOSTOP When DIRECTC(ADCCR[6]) bit is set to "1", ADC power down mode is controlled by DIR_AIOSTOP, not ADCPD(ADCCR[7]). But if DIRECTC bit is "0", DIR_AIOSTOP doesn't affected to ADC power down mode. 0: normal mode in the direct access mode 1: power down mode in the direct access mode								
6:3	-	Reserved Should be set	to "0"							
	R/W	Direct ADC ch		nit is set to "1" AD(C channel is co	ntrolled by DIR_A	CH.			
2:0		<u>UIR_ACH[2:</u> 001 010		el c el O te	lescription ouch panel X ouch panel Y	,				

9.4.2.5 ADC Direct Control Register (ADCDIRCR)

9.4.2.6 ADC Direct Data Read Register (ADCDIRDATA)

Register can be used to read data from ADC.

0x8005.3024

9	8	7	6	5	4	3	2	1	0
DIR_A	D[9:0]								
Bits	Туре	Function							
9.0	R	10-bit AD con	version data						

9.4.2.7 ADC 1ST Touch Panel Data register

0x8005.3030 – 0x8005.303C	25	24	23	22	21	20	19	18	17	16
	XDATA1: ADCTPXDR0[25:16], XDATA3: ADCTPXDR1[25:16] YDATA1: ADCTPYDR0[25:16], YDATA3: ADCTPYDR1[25:16]									
	9	8	7	6	5	4	3	2	1	0
	XDATA0: ADCTPXDR0[9:0], XDATA2: ADCTPXDR1[9:0] YDATA0: ADCTPYDR0[9:0], YDATA2: ADCTPYDR1[9:0]									

ADCTPXDR0: 0x8005.3030

 7.001.001	0,0000010	
Bits	Туре	Function
31:26	-	Reserved
25:16	R	Touch panel X data 10-bit, 2/4 of the first sample cycle (XDATA1)
15:10	-	Reserved
9:0	R	Touch panel X data 10-bit, 1/4 of the first sample cycle (XDATA0)

ADCTPXDR1: 0x8005.3034

Bits	Туре	Function
31:26	-	Reserved
25:16	R	Touch panel X data 10-bit, 4/4 of the first sample cycle (XDATA3)
15:10	-	Reserved
9:0	R	Touch panel X data 10-bit, 3/4 of the first sample cycle (XDATA2)

ADCTPYDR0: 0x8005.3038

Bits	Туре	Function
31:26	-	Reserved
25:16	R	Touch panel Y data 10-bit, 2/4 of the first sample cycle (YDATA1)
15:10	-	Reserved
9:0	R	Touch panel Y data 10-bit, 1/4 of the first sample cycle (YDATA0)

ADCTPYDR1: 0x8005.303C

Bits	Туре	Function
31:26	-	Reserved
25:16	R	Touch panel Y data 10-bit, 4/4 of the first sample cycle (YDATA3)
15:10	-	Reserved
9:0	R	Touch panel Y data 10-bit, 3/4 of the first sample cycle (YDATA2)

9.4.2.8 ADC 2ND Touch Panel Data Register

0x8005.3040 – 0x8005.304C 25	24 23	22	21	20	19	18	17	16		
	XDATA5: ADCTPXDR2[25:16], XDATA7: ADCTPXDR3[25:16] YDATA5: ADCTPYDR2[25:16], YDATA7: ADCTPYDR3[25:16]									
9	8 7	6	5	4	3	2	1	0		
	XDATA5: ADCTPXDR2[9:0], XDATA6: ADCTPXDR3[9:0] YDATA5: ADCTPYDR2[9:0], YDATA6: ADCTPYDR3[9:0]									

ADCTPXDR2: 0x8005.3040

	0,00000	
Bits	Туре	Function
31:26	-	Reserved
25:16	R	Touch panel X data 10-bit, 2/4 of the second sample cycle (XDATA5)
15:10	-	Reserved
9:0	R	Touch panel X data 10-bit, 1/4 of the second sample cycle (XDATA4)

ADCTPXDR3: 0x8005.3044

Bits	Туре	Function			
31:26	-	Reserved			
25:16	R	Touch panel X data 10-bit, 4/4 of the second sample cycle (XDATA7)			
15:10	-	Reserved			
9:0	R	Touch panel X data 10-bit, 3/4 of the second sample cycle (XDATA6)			

ADCTPYDR2: 0x8005.3038

Bits	Туре	Function
31:26	-	Reserved
25:16	R	Touch panel Y data 10-bit, 2/4 of the second sample cycle (YDATA5)
15:10	-	Reserved
9:0	R	Touch panel Y data 10-bit, 1/4 of the second sample cycle (YDATA4)

ADCTPYDR3: 0x8005.303C

Bits	Туре	Function
31:26	-	Reserved
25:16	R	Touch panel Y data 10-bit, 4/4 of the second sample cycle (YDATA7)
15:10	-	Reserved
9:0	R	Touch panel Y data 10-bit, 3/4 of the second sample cycle (YDATA6)

9.4.2.9 ADC CH2 Data Register (ADCCH2DATA)

0x8005.3050 - 0x8005.3054

0005.3050	- 0,000	5.5054														
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
						CH2D	ATA1: A	DCCH2D	ATA0, CH	H2DATA3	: ADCCH	H2DATA1				
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
						CH2D	ATA0: A	DCCH2D	ATA0, CH	H2DATA2	2: ADCCH	H2DATA1				

ADCMBDATA0: 0x8005.3050

Bits	Туре	Function
31:26	-	Reserved
25:16	R	CH2 channel data 10-bit, 2/4 of the CH2 sample cycle (CH2DATA1)
15:10	-	Reserved
9:0	R	CH2 channel data 10-bit, 1/4 of the CH2 sample cycle (CH2DATA0)

ADCMBDATA1: 0x8005.3054

Bits	Туре	Function
31:26	-	Reserved
25:16	R	CH2 channel data 10-bit, 4/4 of the CH2 sample cycle (CH2DATA3)
15:10	-	Reserved
9:0	R	CH2 channel data 10-bit, 3/4 of the CH2 sample cycle (CH2DATA2)

9.4.3 Operation

9.4.3.1 Clock & power down mode

The clock source of ADC is the peripheral clock PCLK. This is called the ACLK and is controlled by the ADCPD bit in ADCCR register. Writing "0" to the ADCPD bit is that the PCLK is connected to ACLK. On the contrary, writing "1" to this bit means that ADC mode is power down mode. In this mode, the ACLK is always "0". The data sampling clock of ADC Interface controller is the OCLK. This clock has a frequency of $F_{PCLK}/461$.




Figure 9-12. ADC Clock & Data sampling clock

9.4.3.2 *Operating stop condition & power down mode*

The ADC can go to power down mode by blocking ACLK and controlling AIOSTOP. The AIOSTOP is an enable signal of the ADC. When this signal is low, the ADC starts normal operation. By writing to "0" to the ADCPD bit, AIOSTOP is set to "0". But if the SOP bit in ADCCR register, the TPEN in ADCTPCR register or CH2EN in ADCCH2CR register should be set to "1" in addition to the ADCPD low.




Figure 9-13. ADC operating stop condition

9.4.3.3 Calibration time

The ADC needs calibration time for ADC conversion start. The calibration time for the ADC is about 10msec. When the LONGCAL in ADCCR register is low, the calibration time is about 12msec. If the first a couple of data were wrong value, the ADC is not stable yet. In this case, user should set "1" to the LONGCAL bit. Long calibration time is about 48msec.

9.4.3.4 Data sampling & loading time

The data sampling frequency of the ADCIF is OCLK. ADC data is loaded into ADCTPXDR, ADCTPYDR, ADCCH2DR registers four times per one period of OCLK. When OCLK is high, data loading is started after 90 cycles of ACLK. The conversion clock of the ADC is $F_{ACLK}/16$. User can select data loading cycle. The WAIT bits in ADCCR register determine a period of loading data. When the WAIT bits are '0', a period of loading data is equal to a period of ADC conversion clock. When the WAIT bits are '1' or '2', a period of it is more 2 or 4 cycles of ACLK.




Figure 9-14. Data loading timing

9.4.3.5 Data sampling sequence

One sampling cycle is consisted of OCLK 20 cycles.

Mode, Channel operation

Normally mode & channel of CH2 are generated once per sampling cycle. Mode & channel of touch panel are generated twice per sampling cycle. But in this case, touch panel is dependent on SSHOT or TRATE.

SSHOT operation

Normally touch panel data register is loaded twice. So touch panel data is loaded into 1^{st} and 2^{nd} Touch Panel data registers. If the SSHOT bit in ADCTPCR register is set high, touch panel data register is loaded just once for a point and saving power to read touch panel. So touch panel data is loaded into just 1^{st} Touch Panel data register.

TRATE [1:0] operation

These bits are in ADCTPCR register. If the TRATE bits are 2'b11, Touch Panel data registers are updated every sampling cycle. If the TRATE bits are 2'b10, Touch Panel data registers are updated once per 2 sampling cycles. If the TRATE bits are 2'b01, Touch Panel data registers are updated once per 4 sampling cycles. If the TRATE bits are 2'b10, Touch Panel data registers are updated once per 4 sampling cycles. If the TRATE bits are 2'b10, Touch Panel data registers are updated once per 4 sampling cycles.




Figure 9-15. Data sampling sequence - TRATE is 2'b11 / SSHOT is 1'b0 / SWINVT is 1'b0




Figure 9-16. Data sampling sequence - TRATE is 2'b11 / SSHOT is 1'b1 / SWINVT is 1'b0




Figure 9-17. Data sampling sequence – TRATE is 2'b10 / SSHOT is 1'b0 / SWINVT is 1'b1

9.4.3.6 Interrupt control

Interrupt signal is generated at the end of CH2_MODE, TPY_MODE.

For generating interrupt signal, the TINTMSK bit in ADCTPCR register and the CH2INTMSK bit in ADCCH2CR register are set high. If the SSHOT bit in ADCTPCR register is low, TP_INT is generated at the end of 2nd TPY_MODE. As soon as ADC 2nd Touch Panel Data Registers is updated, TP_INT is generated. But if the SSHOT bit in ADCTPCR register is high, TP_INT is generated at the end of 1st TPY_MODE. As soon as ADC 1st Touch Panel Data Registers is updated, TP_INT is generated. In case of CH2_MODE, CH2_INT is always generated at the end MB_MODE.




Figure 9-18. Interrupt generating timing – TRATE is 2'b11 / SSHOT is 1'b0




Figure 9-19. Interrupt generating timing – TRATE is 2'b11 / SSHOT is 1'b1

9.4.3.7 Direct access mode

The CPU can directly access the ADC. When the DIRECTC bit in ADCCR register is high, the direct control logic is enabled and the ADC is directly connected by using ADCDIRCR register. ADC conversion data is loaded into ADCDIRDATA register. The ADCPD bit in ADCCR register should be set low to start this mode.




Figure 9-20. ADC direct access mode

9.4.3.8 *Operation setup flow*

Touch panel mode

- Select SWINTV, SSHOT, TRATE[1:0] in ADCTPCR register.
- Set TPEN, TINTMSK in ADCTPCR register.
- Select WAIT[3:2], SOP, LONGCAL in ADCCR register.
- Set ADCPD to low in ADCCR register for starting.
- Check TP_INT in ADCISR register.

CH2 mode

- Set CH2EN, CH2INTMSK in ADCCH2CR register.
- Select WAIT[3:2], SOP, LONGCAL in ADCCR register.
- Set ADCPD to low in ADCCR register for starting.
- Check CH2_INT in ADCISR register.

Direct access mode

- Set DIRECTC in ADCCR register.
- Select DIR_ACH[2:0] in ADCDIRCR register.
- Set DIR_AIOSTOP to low in ADCDIRCR register.
- Set ADCPD to low in ADCCR register for starting.
- Check DIR_AD[9:0] in ADCDIRDATA register

9.4.3.9 About Touch Panel board setup

ADCTPCR register control functions related with touch panel interface. HMS30C7210 supports only external drive for touch panel (TouchXP/TouchXN/TouchYP/TouchYN), so prudent setting of this register is needed. For more information about touch panel setup, refer to "HMS30C7210 H/W Reference Development Kit Reference board ver0.1" in www.magnachip.com web site.

9.4.4 A/D Converter

H35AD33S is a CMOS(0.35/m, 1-poly, 3-metal) 10-bit successive approximation A/D Converter which has high speed, low power consumption. The ADC has multiplexed 8 input channels. The serial output is configured to interface with standard shift registers. The differential analog voltage input allows for common-mode rejection or offset of the analog zero input voltage value. The voltage reference input can be adjusted to allow encoding any smaller analog voltage span to the full 10 bits of resolution

FEATURES

- Power supply: 3.3v
- Resolution: 10 bits
- Signal-to-noise ratio (SNR): 54dB
- 3 channels
- Conversion speed: 230KHz (@ 3.6923Mhz)
- Main clock: 3.6923 MHz
- Power-down mode
- Analog input range: AVSS~ avref
- Cell Size: 1000 µm x 1000 µm




Figure 9-21. Block diagram of A/D Converter

9.4.4.1 Functional description

This SAR-type ADC contains a SAR register, an auto-zero comparator, three internal DAC, MUX(3x1), a format converter, a clock & phase generator, and a reference ladder & calibrator. The conversion rate ranges up to 1MHz. These blocks contained in ADC can be described as follows:

SAR register

This block is a successive approximation register which latches the output of comparator and generates the input of the internal DAC.

Auto-zero comparator

This comparator is able to reduce the offset error periodically and senses the difference between analog input and DAC output.

Internal DAC

These DAC generate analog reference voltage according to SAR register output.

Multiplexer

One of the eight channel can be selected by the control pins (ach[0] ~ ach[2])

Format converter

This format converter is to latch the 11-bit SAR output data stream and convert it to a standard 10-bit binary format.


Clock & Phase generator

The outputs generated in clock & phase generator control SAR-type ADC conversion operation.

Reference ladder & calibration

This reference ladder generates the analog reference voltage used by the internal DAC. The reference ladder taps are adjusted by using an auto-calibration technique.

9.4.4.2 Timing diagram



ADC starts data conversion after calibration time.

Figure 9-22. Timing diagram of A/D Converter

9.4.4.3 Electrical characteristics

Refer to 'chapter 11.3 A/D Converter Electrical Characteristics'

9.5 UART/SIR

UART (Universal Asynchronous Receiver/Transmitter) of HMS30C7210 is functionally identical to the 16C550. On power-up, UART is set to CHARACTER mode(Non-FIFO Mode) and has a single Tx/Rx buffer. This UART can be put into an alternate mode (FIFO mode) to relieve the CPU of excessive software overhead. In the FIFO mode internal FIFOs are activated - RECEIVE FIFO (16 bytes plus 3 bit of error data per byte) stores the received data and the error information of individual received data and TRANSMIT FIFO(16 Bytes) stores the data to be trainsmitted. All the logic is on the chip to minimize the system overhead and to maximize efficiency.

The UART performs serial-to-parallel conversion on data characters received from a peripheral device or a MODEM, and parallel-to-serial conversion on data characters received from the CPU. The CPU can read the complete status of the UART at any time during the functional operation. Status information reported includes the type and condition of the transfer operations being performed by the UART, as well as any error conditions (parity, overrun, framing, or break interrupt).

The UART includes a programmable baud rate generator capable of dividing the timing reference clock input by divisors of 1 to 2^{16} -1, and producing a 16x clock for driving the internal transmitter logic. Provisions are also included to use this 16x clock to drive the receiver logic.

The UART has complete MODEM-control capability, and a processor-interrupt system. Interrupts can be programmed to the user's requirements, minimizing the computing required to handle the communications link.

FEATURES

- Capable of running all existing 16C550 software (Except UART0, UART1).
- After reset, all registers are identical to the 16C550 register set. (Except UART0, UART1).
- The FIFO mode transmitter and receiver are each buffered with 16 byte FIFOs to reduce the number of interrupts presented to the CPU.
- Add or delete standard asynchronous communication bits (start, stop and parity) to or from the serial data.
- Holding and shift registers in the 16C450 mode eliminate the need for precise synchronization between the CPU and serial data.
- Independently controlled transmit, receive, line status and data set interrupts.
- Programmable baud generator divides any input clock by 1 to 65535 and generates 16x clock
- Independent receiver clock input.
- MODEM control functions (CTS, RTS, DSR, DTR, RI and DCD) (UART5 Only).
- Fully programmable serial-interface characteristics:
- 5-, 6-, 7- or 8-bit characters
- Even, odd or no-parity bit generation and detection
- 1-, 1.5- or 2-stop bit generation and detection
- Baud generation (DC to 230k baud)
- False start bit detection.
- Complete status-reporting capabilities.
- Line breaks generation and detection.
- Internal diagnostic capabilities:
- Loopback controls for communications link fault isolation
- Full prioritized interrupt system controls.

9.5.1 External Signals

These uart pin names are same as HMS30C7210 Top pin names.

To get the information about pin number of UART signal at Chip, refer to "Table 2-3 Detail Pin Description".

Pin Name	Туре	Description
SCRST [0]	Ι	UART 0 serial data inputs. Serial data input from the communications link (peripheral device, MODEM or data set).
SCIO [0]	0	UART 0 serial data outputs. Composite serial data output to the communications link (peripheral, MODEM or data set). The USOUT signal is set to the Marking (logic 1) state upon a Master Reset operation.
SCRST [1]	I	UART 1 serial data inputs
SCIO [1]	0	UART 1 serial data outputs
UART2Rx	I	UART 2 serial data inputs
UART2Tx	0	UART 2 serial data outputs
UART3Rx	I	UART 3 serial data inputs
UART3Tx	0	UART 3 serial data outputs
IrDA4Rx	Ι	UART 4 serial data inputs
IrDA4Tx	0	UART 4 serial data outputs
UART5Rx		UART 5 serial data inputs
UART5Tx	0	UART 5 serial data outputs
nURING	I	UART 5 ring input signal (wake-up signal to PMU).
		When LOW, this indicates that the MODEM or data set has received a telephone ring signal. The nURING signal is a MODEM status input whose condition can be tested by the CPU reading bit 6 (RI) of the MODEM Status Register. Bit 6 is the complement of the nURING signal. Bit 2 (TERI) of the MODEM Status Register indicates whether the nURING input signal has changed from a LOW to a HIGH state since the previous reading of the MODEM Status Register.
nUDTR	0	UART 5 data terminal ready. When LOW, this informs the MODEM or data set that the UART is ready to establish communication link. The nUDTR output signal can be set to an active LOW by programming bit 0 (DTR) of the MODEM Control Register to HIGH level.
nUCTS	I	UART 5 clear to send input. When LOW, this indicates that the MODEM or data set is ready to exchange data. The nUCTS signal is a MODEM status input whose conditions can be tested by the CPU reading bit 4 (CTS) of the MODEM Status Register. Bit 4 is the complement of the nURING signal. Bit0 (DCTS) indicates whether the nUCTS input has changed state since the previous reading of the MODEM Status Register. nUCTS has no effect on the Transmitter.
nURTS	0	UART 5 request to send. When LOW, this informs the MODEM or data set that the UART is ready to exchange data. The nURTS output signal can be set to an active LOW by programming bit 1 (RTS) of the MODEM Control Register.
nUDSR	1	UART 5 data set ready input. When LOW, this indicates that the MODEM or data set is ready to establish the communications link with the UART. The nUDSR signal is a MODEM status input whose conditions can be tested by the CPU reading bit 5 (DSR) of the MODEM Status Register. Bit 5 is the complement of the nUDSR signal. Bit 1(DDSR) of MODEM Status Register indicates whether the nUDSR input has changed state since the previous reading of the MODEM status register.
nUDCD	I	UART 5 data carrier detect input. When LOW, indicates that the data carrier has been detected by the MODEM data set. The signal is a MODEM status input whose condition can be tested by the CPU reading bit 7 (DCD) of the MODEM Status Register. Bit 7 is the complement of the signal. Bit 3 (DDCD) of the MODEM Status Register indicates whether the input has changed state since the previous reading of the MODEM Status Register. nUDCD has no effect on the receiver.

Refer to Figure 2-1. 208 Pin diagram.

9.5.2 Registers

Address	Name	Width	Default	Description
0x8005.4000	U0Base	-	-	UART 0 Base
0x8005.5000	U1Base	-	-	UART 1 Base
0x8005.6000	U2Base	-	-	UART 2 Base
0x8005.7000	U3Base	-	-	UART 3 Base
0x8005.8000	U4Base	-	-	UART 4 Base
0x8005.9000	U5Base	-	-	UART 5 Base
UxBase+0x00	RBR	8	0x00	Receiver Buffer Register (DLAB = 0, Read Only)
	THR	8	0x00	Transmitter Holding Register (DLAB = 0, Write Only)
	DLL	8	0x00	Divisor Latch Least Significant Byte (DLAB = 1, Read/Write)
UxBase+0x04	IER	8	0x00	Interrupt Enable Register (DLAB = 0, Read/Write)
	DLM	8	0x00	Divisor Latch Most Significant Byte (DLAB = 1, Read/Write)
UxBase+0x08	IIR	8	0x01	Interrupt Identification Register (Read Only)
	FCR	8	0x00	FIFO Control Register (Write Only)
UxBase+0x0C	LCR	8	0x00	Line Control Register (Read/Write)
UxBase+0x10	MCR	3	0x00	Modem Control Register (Read/Write)
UxBase+0x14	LSR	8	0x60	Line Status Register (Read/Write)
UxBase+0x18	MSR	8	0x00	Modem Status Register (Read/Write)
UxBase+0x1C	SCR	8	0x00	Scratch Register (Read/Write)
UxBase+0x30	UCR	6	0x00	UART Configuration Register (Read/Write)

Table 9-8 UART/SIR Register Summary

9.5.2.1 RBR

RBR is the Receive Buffer Register and stores the data from serial input. This register is read-only and can be accessed when DLAB(Bit7 of Line Control Register) is set to 0.

UxBase+0x00

7	6	6	5	4	3	2	1	0
Receiv	Receive Data Bit 7 ~ Receive Data Bit 0							
Bits	Туре	Function						

9.5.2.2 THR

THR is the Transmit Buffer Register and stores the data to be transmitted through serial output. This register is write-only and can be accessed when DLAB(Bit7 of Line Control Register) is set to 0.

UxBase+0x00

7	6	6	5	4	3	2	1	0
Transr	Transmit Data Bit 7 ~ Transmit Data Bit 0							
Dite	Turne	Function						
Bits	Туре	Function						

9.5.2.3 DLL

DLL is the Divisor Latch Least Significant Byte Register and used to set the lower 8bit of 16-bit Baud-Rate divisor value.

UxBase+0x00

7	(6	5	4	3	2	1	0	
Baud-l	Baud-Rate divisor Bit 7 ~ Baud-Rate divisor Bit 0								
Bits	Туре	Function							

9.5.2.4 IER

IER is the Interrupt Enable Reigster and enables the five types of UART interrupts. Each interrupt can individually activate the interrupt (INTUART) output signal. It is possible to totally disable the interrupt Enable Register (IER). Similarly, setting bits of the IER register to logic 1 enables the selected interrupt(s). Disabling an interrupt prevents it from being indicated as active in the IIR and from activating the INTUART output signal. All other system functions operate in their normal manner, including the setting of the Line Status and MODEM Status Registers. Table 13-6: Summary of registers on page 13-10 shows the contents of the IER. Details on each bit follow.

UxBase+0x04

vDa:	50+0704							
	7	6	5	4	3	2	1	0
	0	0	0	0	MS INTR	LS INTR	TX EMPTY INTR	DATA RDY INTR

Bits	Туре	Function
7	R/W	0
6	R/W	0
5	R/W	0
4	R/W	0
3	R/W	Enables the MODEM Status Interrupt when set to logic 1.
2	R/W	Enables the Receiver Line Status Interrupt when set to logic 1.
1	R/W	Enables the Transmitter Holding Register Empty Interrupt when set to logic 1.
0	R/W	Enables the Received Data Available Interrupt (and time-out interrupts in the FIFO mode) when set to logic 1.

9.5.2.5 DLM

DLM is the Divisor Latch Most Significant Byte Register and used to set the Upper 8bit of 16-bit Baud-Rate divisor value.

UxBas	e+0x00								
	7		6	5	4	3	2	1	0
	Baud-F	Rate diviso	or Bit 15 ~ Baud-	Rate divisor Bit 8					
	Bits	Type	Function						

9.5.2.6 IIR

UxBase+0x08

In order to provide minimum software overhead during data character transfers, the UART prioritizes interrupts into four levels and records these in the Interrupt Identification Register. The four levels of interrupt conditions are, in order of priority

- Receiver Line Status
- Received Data Ready
- Transmitter Holding Register Empty
- MODEM Status

Bit3~Bit0 of the IIR are used to identify the highest priority interrupt that is pending. Bit0 represents whether the interrupt is pending or not – If Bit0 is 1, no interrupt occurs now and if Bit0 is 0, an interrupt is pending and the IIR contents may be used as a pointer to the appropriate interrupt service routine. If two interrupts occurs simultaneously, Bit3~Bit0 of IIR represents the Higher priority number between these two interrupts. These bits represent the lower priority interrupt after CPU clears the higher priority interrupt.

When the CPU accesses the IIR, the UART freezes all interrupts and indicates the highest priority pending interrupt to the CPU. While this CPU access is occurring, the UART records new interrupts, but does not change its current indication until the access is complete.

Bit7~Bit6 of IIR are set to 1, when Bit0 of FCR(FIFO Control Register) is 1, otherwise these two bits are set to 0.

7	6	5	4	3	2	1	0
FIFO EN		0	0	INTR ID			INTR PEND

Bits	Туре	Functio	n			
		Value	Prioriy Level	Interrupt Type	Interrupt Source	Interrupt Reset Condition
3:0	R	0001	-	None	None	-
		0110	Highest	Receiver Line Status	Overrun Error or Parity Error or Framing Error or Break Interrupt Reading the Line Status Register	Reading the Line Status Register
		0100	Second	Received Data Available	Receiver Data Available or Trigger Level Reached	Reading the Receiver Buffer Register or the FIFO drops below the trigger level
		1100	Second	Character Time- out Indication	No Characters have been removed from or input to the RCVR FIFO during the last 4 Character times and there is at least 1 Character in it during this time	Reading the Receiver Buffer Register
		0010	Third	Transmitter Holding Register Empty	Transmitter Holding Register Empty	Reading the IIR Register (if source of interrupt) or writing into the Transmitter Holding Register
		0000	Fourth	MODEM Status	Clear to Send or Data Set Ready or Ring Indicator or Data Carrier Detect	Reading the MODEM Status Register

9.5.2.7 FCR

This is a write-only register at the same location as the IIR (the IIR is a read-only register). This register is used to enable the FIFOs, clear the FIFOs and set the RCVR FIFO trigger level.

UxBas	se+0x08							
	7	6	5	4	3	2	1	0
	RCVR TRIG LE	VEL	-	-	-	XMIT RESET	RCVR RESET	FIFO EN

Bits	Туре	Function							
7:6	W	These two bits sets the trigger level for the RCVR FIFO interrupt							
		Value RCVR FIFO Trigger Level (Bytes)							
		00 01							
		01 04							
		10 08							
		11 14							
5:3	-	Reserved							
2	W	Writing 1 resets the transmitter FIFO counter logic to 0. The shift register is not cleared. The 1 that is written to this bit position is self-clearing							
1	W	Writing 1 resets the receiver FIFO counter logic to 0. The shift register is not cleared. The 1 that is written to this bit position is self-clearing							
0	W	Writing 1 enables both the XMIT and RCVR FIFOs. Resetting FCR0 will clear all bytes in both FIFOs. When changing from FIFO Mode to 16C450 Mode and vice versa, data is automatically cleared from the FIFOs. This bit must be a 1 when other FCR bits are written to or they will not be programmed							

9.5.2.8 LCR

The system programmer specifies the format of the asynchronous data communications exchange and set the Divisor Latch Access bit via the Line Control Register (LCR). The programmer can also read the contents of the Line Control Register. The read capability simplifies system programming and eliminates the need for separate storage in system memory of the line characteristics.

UxBase+0x0C

7		6	5	4	3	2	1	0
DLAB		SET BREAK	STICK PARITY	EVEN PARITY	PARITY ENABLE	STOPBIT NUMBER	WORD	LENGTH SELECT
Bits	Туре	Function						
7		Baud Gen	erator during a F	Read or Write ope	,	,		Divisor Latches of the ne Receiver Buffer, the
6		to logic 1, The Break CPU to ale	the serial output Control bit acts ert a terminal in a	(SOUT) is force only on SOUT a a computer comm	d to the Spacing (le nd has no effect or	ogic 0) state. The n the transmitter lo n. If the following s	break is disa gic. Note: T	g UART. When it is se abled by setting logic 0 his feature enables the followed, no erroneous
5		This bit is f If bits 3 an	he Stick Parity I	bit. When bits 3,	4 and 5 are logic 1	the Parity bit is tra		nd checked as logic 0. c 1. If bit 5 is a logic 0
4		This bit is transmitted	the Even Parity or checked in t		bit 3 is logic 1 and s and Parity bit. Wi d.			
3		data) betw	een the last dat	a word bit and St		data. (The Parity		a) or checked (receive o produce an even or
2		This bit sp Stop bit is one and a	ecifies the numb generated in the half Stop bits ar	per of Stop bits tra e transmitted data re generated. If b	ansmitted and rece a. If bit 2 is logic 1	eived in each seria when a 5-bit word en either a 6-, 7- o	length is se r 8-bit word	If bit 2 is logic 0, one lected via bits 0 and 1 length is selected, two per of Stop bits
1:0	R/W	These two and 1 is as		number of bits in	each transmitted	and received seria	al character.	The encoding of bits (
		Value	Character L	.ength				
		00 01 10 11	5 Bits 6 Bits 7 Bits 8 Bits					

Programmable Baud Generator

HMS30C7210 UART can use only 3.692308MHz (PCLK) that is made from 48MHz (CCLK) clock at PMU. In addition, UART0 / UART1 can select 3.55556MHz (QCLK) that is also made at PMU for Smart Card operation and the selection between 3.692308MHz and 3.55556MHz is performed by setting CLOCKSEL (bit4 of UCR). The output frequency of the Baud Generator is $16 \times$ the Baud [divisor # = (frequency input) / (baud rate x 16)]. Two 8-bit latches store the divisor in a 16-bit binary format. These Divisor Latches must be loaded during initialization to ensure proper operation of the Baud Generator. Upon loading either of the Divisor Latches, a 16-bit Baud counter is immediately loaded.

Baud rate table below provides decimal divisors to use with a frequency of 3.692308MHz. For baud rates of 38400 and below, the error obtained is minimal. The accuracy of the desired baud rate is dependent on the crystal frequency chosen. Using a divisor of zero is not recommended.

Desired Baud Rate	Decimal Divisor	Percent Error Difference Between
	(Used to generate 16 x Clock)	Desired and Actual
50	4608	-
110	2094	0.026
300	768	-
1200	192	-
2400	96	-
4800	48	-
9600	24	-
19200	12	-
38400	6	-
57600	4	
115200	2	

Table 9-9 Baud Rate with Decimal Divisor at 3.92308MHz Clock Input

9.5.2.9 MCR(Uart5 Only)

This register controls the interface with the MODEM or data set (or a peripheral device emulating a MODEM) and is valid at only UART5 because the onlu UART5 has the external modem pins.

In addition, MCR should not be accessed at UART0 and UART1, because UART0 and UART1 use this address for address of SMR(Smart Card Mode Register).

UxBase+0x10

Juc								
	7	6	5	4	3	2	1	0
	0	0	0	LOOP	-		RTS UART5 Only	DTR UART5 Only

Bits	Туре	Function
7:5	R	These bits are permanently set to logic 0
4	R/W	This bit provides a local loop back feature for diagnostic testing of the UART. When bit 4 is set to logic 1, the following occur: the transmitter Serial Output (SOUT) is set to the Marking (logic 1) state; the receiver Serial Input (SIN) is disconnected; the output of the Transmitter Shift Register is "looped back" into the Receiver Shift Register input; the four MODEM Control inputs (NCTS, NDSR, NDCD and NRI) are disconnected; and the two MODEM Control outputs (NDTR and NRTS) are internally connected to the four MODEM Control inputs, and the MODEM Control output pins are forced to their inactive state (HIGH). On the diagnostic mode, data that is transmitted is immediately received. This feature allows the processor to verify the transmit- and received-data paths of the UART. In the diagnostic mode, the receiver and transmitter interrupts are fully operational. Their sources are external to the part. The MODEM Control interrupts are also operational, but the interrupts sources are now the lower four bits of the MODEM Control Register instead of the four MODEM Control inputs. The interrupts are still controlled by the Interrupt Enable Register.
3:2	-	Reserved
1	R/W	This bit controls the Request to Send (nURTS) output. Bit 1 affects the NRTS output in a manner identical to that described above for bit 0.
0	R/W	This bit controls the Data Terminal Ready (nUDTR) output. When bit is set to logic 1, the NDTR output is forced to logic 0. When bit 0 is reset to logic 0, the NDTR output is forced to logic 1. Note : The NDTR output of the UART may be applied to an EIA inverting line driver (such as the DS1488) to obtain the proper polarity input at the succeeding MODEM or data set.

9.5.2.10 LSR

This register provides status information to the CPU concerning the data transfer.

7 FIFO ERR		6	5	4	3	2	1	0
FIFO E	ERR	TEMT	THRE	BI	FE	PE	OE	DR
Bits	Туре	Functio	n					
7	R	In the 10 error or	6C450 mode this			SR7 is set when then the CPU reads the CPU reads the CPU reads the CPU reads the contract of t		
6	R	This bit Registe THR or	is the Transmitter r (THR) and the T	ransmitter Shift	Register (TSR) a	set to a logic 1 what are both empty. It is this bit is set to or	s reset to logic 0 v	whenever either th
5	R	accept a when th characte logic 0 c XMIT FI It may c to decid register	a new character fr e Transmit Holdir er is transferred fr concurrently with FO is empty; it is ause transmit ern es when to write) rather than this l	or transmission ng Register Emp rom the Transm the loading of th cleared when a or to write trans the transmit FIF bit. But, this b	In addition, this lipty Interrupt enab itter Holding Regi iter Transmitter Ho It least 1 byte is w mit FIFOs after p Os in polling mod	i indicator. Bit 5 ini- bit causes the UAF le is set HIGH. Th ster into the Trans lding Register. In t vritten to the XMIT olling this bit. If yo le, you had better check the timing t	RT to issue an inte e THRE bit is set mitter Shift Regis he FIFO mode thi FIFO. u want to use the to check the TEM	errupt to the CPU to a logic 1 when ter. The bit is rese is bit is set when t transmit idle statu IP(bit6 of this
4	R	This bit Spacing Parity + the FIFC to the C loaded i next val Note : Bits 14	is the Break Inter (logic 0) state fo Stop bits). The B D mode this error PU when its asso nto the FIFO. The id start bit.	rupt (BI) indicat r longer than a f il indicator is res is associated w ociated character e next character nditions that pro	or. Bit 4 is set to I full word transmis set whenever the rith the particular or is at the top of t transfer is enable duce a Receiver	ogic 1 whenever t sion time (that is, CPU reads the co character in the FI he FIFO. When br ed after SIN goes	the total time of S ntents of the Line FO it applies to. T eak occurs, only o to the marking sta	tart bit + data bits Status Register. I 'his error is reveal one zero characte ate and receives th
3	R	This bit Bit 3 is s (Spacin FIFO m the CPL framing	is the Framing Er set to logic 1 whe g level). The FE ii ode this error is a J when its associa	ror (FE) indicate never the Stop ndicator is reset ssociated with t ated character is t assumes that	or. Bit 3 indicates bit following the la t whenever the Cl he particular chai s at the top of the	that the received ast data bit or parit PU reads the cont racter in the FIFO FIFO. The UART was due to the ne	y bit is detected a ents of the Line S it applies to. This will try to re-syncl	is a logic 0 bit tatus Register. In error is revealed t nronize after a
2	R	This bit even or error an this erro	is the Parity Error odd parity, as sel d is reset to logic	r (PE) indicator. lected by the ev 0 whenever the ith the particula	en-parity-select b CPU reads the or r character in the	at the received da it. The PE bit is se contents of the Lin FIFO it applies to.	et to logic 1 upon o e Status Register	detection of a pari
1	R	by the C previous the CPL the trigg received	CPU before the ne s character. The C J reads the conten jer level, an overr	ext character wa DE indicator is s nts of the Line S un error will occ ter. OE is indica	as transferred into et to logic 1 upon Status Register. If cur only after the I ated to the CPU a	that data in the R the Receiver Buff detection of an o the FIFO mode da FIFO is full and the s soon as it happe	er Register, there verrun condition a ata continues to fi e next character h	by destroying the nd reset wheneve II the FIFO beyond as been complete
0	R					set to logic 1 when r Register or the F	never a complete FIFO. Bit 0 is rese	

Some bits in LSR are automatically cleared when CPU reads the LSR register, so

interrupt handling routine should be written that if once reads LSR, then keep the value through entire the routine because second reading LSR returns just reset value.

9.5.2.11 MSR (Uart5 Only)

This register provides the current state of the control lines from the MODEM (or peripheral device) to the CPU. In addition to this current-state information, four bits of the MODEM Status Register provide change information. These bits are set to logic 1 whenever a control input from the MODEM change state. They are reset to logic 0 whenever the CPU reads the MODEM Status Register.

UxBase+0x18

7		6	5	4	3	2	1	0
DCD		RI	DSR	CTS	DDCD	TERI	DDSR	DCTS
Bits	Туре	Funct	ion					
7	R/O	equiva	alent to OUT2 in th	e MCR.	rrier Detect (nUDCE an interrupt is gene	, 1		,
6	R/O	This b equiva Note:	it is the compleme alent to OUT1 in th	nt of the Ring Ind e MCR. changes its state	icator (nURING) inp from a HIGH to a Lo	ut. If bit 4 of the	MCR is set to a	1, this bit is
5	R/O	equiva	alent to DTR in the	MCR.	t Ready (nUDSR) in an interrupt is gene			
4	R/O	equiva	alent to RTS in the	MCR.	Send (nUCTS) inpu	(1)		
3	R/O	This b chang	it is the Delta Data	Carrier Detect (r last time it was re	UDCD) indicator. B ad by the CPU. No	it 3 indicates that	at the nUDCD inp	ut to the chip has
2	R/O		it is the Trailing Ed	0 0	tor (TERI) detector.	Bit 2 indicates t	hat the nURING i	nput to the chip has
1	R/O		it is the Delta Data ed state since the		SR) indicator. Bit 1 ad by the CPU.	indicates that th	e nUDSR input to	the chip has
0	R/O	This b		r to Send (nUCT	6) indicator. Bit 0 inc	licates that the	nUCTS input to th	e chip has changed

9.5.2.12 SCR

This 8-bit Read/Write Register does not control the UART in any way. It is intended as a scratchpad register to be used by the programmer to hold data temporarily. UxBase+0x1C 5 4 3 2 1 6 0 7 DATA Bits Туре Function 7:0 R/W Temporary data storage

9.5.2.13 UCR (Uart Configuration Register)

To make the Smart Card Interface mode set, SMCARDEN and UARTEN are set to '1' at the same time.

If you use SIR function, you must set SIREn and UART En bit at the same time.

e+0x30			, , ,				
7	6	5	4	3	2	1	0
-		SMCARDEN Uart0/1 only	CLOCKSEL Uart0/1 only	SIR Loop Back Uart4 only	Full Duplex Force Uart4 only	SIREN Uart4 only	UARTEN
Bits	Туре	Function					
7:6	-	Reserved					
5	R/W	Smart Card Interface m 0 = Smart Card interfac 1 = Smart Card interfac	e disable				
4	R/W	Clock Select 0 = 3.6864MHz 1 = 3.5712MHz					
3	R/W	SIR Loop-back Test (Ua 0 = SIR Loop-back Tes 1 = SIR Loop-back Tes	disable				
2	R/W	SIR Full-duplex Force (0 = Half Duplex. 1 = Full Duplex.					
1	R/W	SIR Enable (Uart1 only 0 = SIR Mode disable 1 = SIR Mode enable)				
0	R/W	UART Enable. 0 = UART disable (Pow 1 = UART enable.	rer-Down), UART Clo	ock stop.			

9.5.3 FIFO Interrupt Mode Operation

When the RCVR FIFO and receiver interrupts are enabled (FCR 0 = 1, IER 0 = 1) RCVR interrupts occur as follows:

- The received data available interrupt will be issued to the CPU when the FIFO has reached its programmed trigger level. It will be cleared as soon as the FIFO drops below its programmed trigger level.
- The IIR receive data available indication also occurs when the FIFO trigger level is reached, and like the interrupt, it is cleared when the FIFO drops below the trigger level.
- The receiver line status interrupt (IIR-06), as before, has higher priority than the received data available (IIR-04) interrupt.
- The data ready bit (LSR 0) is set as soon as a character is transferred from the shift register to the RCVR FIFO. It is reset when the FIFO is empty.

When RCVR FIFO and receiver interrupts are enabled, RCVR FIFO time-out interrupts occurs as follows:

- A FIFO time-out interrupt occurs if the following conditions exist: at least one character is in the FIFO
- the most recent serial character received was longer than four continuous character times ago (if two stop bits are programmed, the second one is included in this time delay)
- the most recent CPU read of the FIFO was longer than four continuous character times ago This will cause a maximum character received to interrupt issued delay of 160 ms at 300 baud with a 12-bit character.
- Character times are calculated by using the RCLK input, which is the internal signal of UART for a clock signal (this makes the delay proportional to the baud rate).
- When a time-out interrupt has occurred, it is cleared and the timer is reset when the CPU reads one character from the RCVR FIFO.
- When a time-out interrupt has not occurred the time-out timer is reset after a new character is received or after the CPU reads the RCVR FIFO.

When the XMIT FIFO and transmitter interrupts are enabled (FCR 0 = 1, IER 1 = 1), XMIT interrupts occurs as follows:

- The transmitter holding register interrupt (02) occurs when the XMIT FIFO is empty. It is cleared as soon as the transmitter holding register is written to (1 to 16 characters may be written to the XMIT FIFO while servicing this interrupt) or the IIR is read.
- The transmitter FIFO empty indications will be delayed 1 character time minus the last stop bit time whenever the following occurs: THRE = 1 and there has not been at least two bytes at the same time in the transmit FIFO since the last THRE = 1. The first transmitter interrupt affect changing FCR0 will be immediate if it is enabled.

Character time-out and RCVR FIFO trigger level interrupts have the same priority as the current received data available interrupt; XMIT FIFO empty has the same priority as the current transmitter holding register empty interrupt.

9.5.4 FIFO Polling Mode Operation

When FCR is set to 1 and all bits of IER are clear to '0', UART is put to the FIFO polled mode of operation. In this mode, user program will check Receive and Transmit status via Line Status Register. CPU should do appropriate operation at each case of Line Status Register.:

- LSR0 will be set as long as there is one byte in the Receive FIFO.
- LSR1~LSR4 will specify which error has occurred. Character error status is handled the same way when in the interrupt mode, the IIR is not affected since IER2 is '0'.
- LSR5 will indicate when the Transmit FIFO is empty.
- LSR6 will indicate that both the Transmit FIFO and shift register are empty.
- LSR7 will indicate whether there are any errors in the Receive FIFO
- There are no trigger level reached or timeout condition indicated in the FIFO Polled Mode.

9.6 SMART Card Interface

A Smart Card interface is an extension of UART0/UART1 functions and supports the ISO7816-3 standard.

The switchover between normal UART function and Smart Card interface function is controlled by setting a UART Configuration register (UCR) appropriately. If the UARTEN bit and SMCARDEN bit of UCR are set simultaneously, the UART0 and UART1 are changed from normal UART mode to Smart Card Interface mode.

FEATURES

- Card detect function(support the detection of case that card's present and absent both)
- Execute automatic contact activation and deactivation sequence.
- Programmable clock cycle number setting of Reset transition.
- Built-in baud generator allows any bit rate to be selected.
- Supports the asynchronous Smart Card communication.
- Half-duplex data communication
- 8-bit data length
- Support direct convention and indirect convention both
- Parity bit generation and check
- Transmit error signal (parity error) in receive mode
- Error signal detection and automatic retransmission in transmission mode
- Programmable extra guard time in transmission mode
- Programmable waiting time cycle number.
- Clock is enabled or disabled by register setting.

9.6.1 **External Signals**

UART0 and UART1 have Smart Card Interface extension. At setting the Smart Card Interface. Enable bit of UCR, the signals table below are enabled at each UART / Smart Card Interface.

These Smart Card Interface pin names are same as HMS30C7210 Top pin names.

Pin Name	Туре	Description
SCPRES[1:0]	1	Card Present signal
		This signal indicates that Smart Card is present(if this signal is logic '1') or not(if this signal is logic
		'0') in the slot. The Card detect interrupt is generated at the rising edge(Card is inserted) and
		falling edge(Card is removed) both if the Card detect interrupt is enable in IER
SCIO[1:0]	I/O	Data in/out signal from/to external Smart Card.
		This signal shall be fixed to logic '0' at idle state. This signal is set in receive mode except
		transmitting data or parity error flag after contact activation starts
SCRST[1:0]	0	Smart Card reset signal.
		This signal is fixed to logic '0' at idle state. On starting of contact activation sequence, this signal
		remains to logic '0' waiting ATR until the number of clock cycle set in the RTR. If the ATR is not
		received until that number of clock cycle, CRST is set to logic '1' and waits for ATR during the
		number of clock cycle set in the RTR once more. If There is no ATR and the clock cycle
		elapses(the initialization of Smart Card fails), the contact deactivation start and the CRST is et to
		logic '0'
SCCLK[1:0]	0	Smart Card Clock signal.
		This clock starts when contact activation sequence starts(If CardInit and CLKEn are set to '1' in th
		SMR). During the data transfer, 1-bit period is configured to the any number of CCLK cycle as
		configured by divider value of DLL/DLM and BaudSel of SMR if CLKEn of SMR is set to '1'. If the
		BaudSel is set to '1', 1-bit period is "31 X divider-value". If the BaudSel is set to '0', 1-bit period is
		"16 X divider value". The CCLK can be disabled by setting CLKEn of SMR to '0'. In this case,
		CCLK is fixed to '0' if CLKPol is '0' and CCLK is fixed to '0' if CCLK is fixed to '1'

Refer to Figure 2-1. 208 Pin diagram.

9.6.2 Registers

After UART0 and UART1 is set to the Smart Card Interface mode, the register set is changed from the normal UART registers to Smart Card Interface(SCI) registers as blow.

Address	Name	Width	Default	Description
0x8005.4000	SCI0Base	-	-	Smart Card Interface 0 Base
0x8005.5000	SCI1Base	-	-	Smart Card Interface 1 Base
SCIxBase+0x00	RBR	8	0x00	Receiver Buffer Register (DLAB = 0, Read Only)
	THR	8	0x00	Transmitter Holding Register (DLAB = 0, Write Only)
	DLL	8	0x00	Divisor Latch Least Significant Byte (DLAB = 1, Read/Write)
SCIxBase+0x04	IER	8	0x00	Interrupt Enable Register (DLAB = 0, Read/Write)
	DLM	8	0x00	Divisor Latch Most Significant Byte (DLAB = 1, Read/Write)
SCIxBase+0x08	IIR	8	0x01	Interrupt Identification Register (Read Only)
	FCR	8	0x00	FIFO Control Register (Write Only)
SCIxBase+0x0C	LCR	8	0x00	Line Control Register(Read/Write)
SCIxBase+0x10	SMR	12	0x00	Smart Card Mode Register(Read/Write)
SCIxBase+0x14	LSR	8	0x60	Line Status Register(Read Only)
SCIxBase+0x18	SSR	8	0xX0	Smart Card Status Register(Read Only)
SCIxBase+0x1C	SCR	8	0x00	Scratch Register(Read/Write)
SCIxBase+0x20	RTR	16	0x0190	Reset Timing Register(Read/Write)
SCIxBase+0x24	RNR	8	0x00	Retransmit number Register(Read/Write)
SCIxBase+0x28	WTR	8	0x0A	Waiting Time Register(Read/Write)
SCIxBase+0x2C	EGR	8	0x00	Smart Card Interface Extra-Guard Time Register(Read/Write).
SCIxBase+0x30	UCR	6	0x00	UART Configuration Register(Read/Write)

Table 9-10 Smart Card Interface Register Summary

9.6.2.1 RBR

RBR is the Receive Buffer Register and stores the data from serial input. This register is read-only and can be accessed when DLAB(Bit7 of Line Control Register) is set to 0.

SCIxBase+0x00

7	(5 5	4	3	2	1	0	
Receiv	/e Data Bit 7	7 ~ Receive Data Bit 0						
	Trues	E						
Bits	Туре	Function						

9.6.2.2 THR

THR is the Transmit Buffer Register and stores the data to be transmitted through serial output. This register is write-only and can be accessed when DLAB(Bit7 of Line Control Register) is set to 0.

SCIxBase+0x00

7		6	5	4	3	2	1	0
Transr	nit Data Bit	7 ~ Transmit Da	ata Bit 0					
Bits	Туре	Function						

9.6.2.3 DLL

DLL is the Divisor Latch Least Significant Byte Register and used to set the lower 8bit of 16-bit Baud-Rate divisor value.

SCIxBase+0x00

7		6	5	4	3	2	1	0
Baud-F	Rate divisor	Bit 7 ~ Baud-R	ate divisor Bit	:0				
Bits	Туре	Function						

9.6.2.4 IER/DLM

This register enables the five types of Smart Card Interface interrupts. Each interrupt can individually activate the interrupt (INTUART) output signal. It is possible to totally disable the interrupt Enable Register (IER). Similarly, setting bits of the IER register to logic 1 enables the selected interrupt(s). Disabling an interrupt prevents it from being indicated as active in the IIR and from activating the INTUART output signal. All other system functions operate in their normal manner, including the setting of the Line Status and Smart Card Status Registers. Table 13-6: Summary of registers on page 13-10 shows the contents of the IER. Details on each bit follow.

SCIxBase+0x04

OIND								
	7	6	5	4	3	2	1	0
	0	0	CARD DET INTR	WAIT TIME INTR	TX LS INTR	RX LS INTR	TX EMPTY INTR	DATA RDY INTR

Bits	Туре	Function
7	R/W	0
6	R/W	0
5	R/W	Enable the Card Detect (Card insertion or removal) interrupt
4	R/W	Enables the Initialization Fail (ATR is not received) Interrupt or Waiting Time Out interrupt
3	R/W	Enables the Transmitter Line Status(Parity error) Interrupt when set to logic 1.
2	R/W	Enables the Receiver Line Status (Overrun/Parity error) Interrupt when set to logic 1.
1	R/W	Enables the Transmitter Holding Register Empty Interrupt when set to logic 1.
0	R/W	Enables the Received Data Available Interrupt (and time-out interrupts in the FIFO mode) when set to logic 1.

9.6.2.5 DLM

DLM is the Divisor Latch Most Significant Byte Register and used to set the Upper 8bit of 16-bit Baud-Rate divisor value.

SCIxBase+0x00

7	(6	5	4	3	2	1	0	
Baud-F	Baud-Rate divisor Bit 15 ~ Baud-Rate divisor Bit 8								
Bits	Туре	Function							

9.6.2.6 IIR

SClyBase+0y08

In order to provide minimum software overhead during data character transfers, the Smart Card Interface prioritizes interrupts into five levels and records these in the Interrupt Identification Register. The five levels of interrupt conditions are, in order of priority

- Card Detect (Card insert or removal)
- Receiver Line Status / Transmitter Line Line Status
- Received Data Ready
- Transmitter Holding Register Empty
- Card Initialize Fail / Waiting Time Out

Bit4~Bit0 of the IIR are used to identify the highest priority interrupt that is pending. Bit0 represents whether the interrupt is pending or not – If Bit0 is 1, no interrupt occurs now and if Bit0 is 0, an interrupt is pending and the IIR contents may be used as a pointer to the appropriate interrupt service routine. If two interrupts occurs simultaneously, Bit4~Bit0 of IIR represents the Higher priority number between these two interrupts. These bits represent the lower priority interrupt after CPU clears the higher priority interrupt.

When the CPU accesses the IIR, the UART freezes all interrupts and indicates the highest priority pending interrupt to the CPU. While this CPU access is occurring, the UART records new interrupts, but does not change its current indication until the access is complete.

Bit7~Bit6 of IIR are set to 1, when Bit0 of FCR(FIFO Control Register) is 1, otherwise these two bits are set to 0.

000.000								
7	6	5	4	3	2	1	0	
-		0	INTR ID				INTR PEND	

Bits	Туре	Functio	n			
		Value	Prioriy Level	Interrupt Type	Interrupt Source	Interrupt Reset Condition
4:0	R	00001	-	None	None	-
		01000	Highest	Card Detect Status	Card insert or removal from/to slot	Reading the Smart Card Status Register
		00110	Second	Receiver Line Status	Overrun Error or Parity Error	Reading the Line Status Register
		10110	Second	Transmitter Line Status	Transmit Parity Error	Reading the Line Status Register
		00100	Third	Receiver Data Avaliable	Receiver Data Available or Trigger Level Reached	Reading the Receiver Buffer Register or the FIFO drops below the trigger level
		10100	Third	Character Time- out Indication	No Characters have been removed from or input to the RCVR FIFO during the last 4 Character times and there is at least 1 Character in it during this time	Reading the Receiver Buffer Register
		00010	Fourth	Transmitter Holding Register Empty	Transmitter Holding Register Empty	Reading the IIR Register (if source of interrupt) or writing into the Transmitter Holding Register
		00000	Fifth	Wating Timeout	Receive serial data waiting time is elapsed	Reading the Smart Card Status Register

10000 Fifth Card Initialization Fail	The External Smart Card dose not give the ATR during the initialization cycle	Reading the Smart Card Status Register
---	---	---

9.6.2.7 FCR

This is a write-only register at the same location as the IIR (the IIR is a read-only register). This register is used to enable the FIFOs, clear the FIFOs and set the RCVR FIFO trigger level.

SCIxBase+0x08

 7	6	5	4	3	2	1	0
RCVR TRIG LE	VEL	-	-	-	XMIT RESET	RCVR RESET	FIFO EN

Bits	Туре	Function
7:6	W	These two bits sets the trigger level for the RCVR FIFO interrupt
		Value RCVR FIFO Trigger Level (Bytes)
		00 01
		01 04
		10 08
		11 14
5:3	-	Reserved
2	W	Writing 1 resets the transmitter FIFO counter logic to 0. The shift register is not cleared. The 1 that is written to this bit position is self-clearing
1	W	Writing 1 resets the receiver FIFO counter logic to 0. The shift register is not cleared. The 1 that is written to this bit position is self-clearing
0	W	Writing 1 enables both the XMIT and RCVR FIFOs. Resetting FCR0 will clear all bytes in both FIFOs. When changing from FIFO Mode to 16C450 Mode and vice versa, data is automatically cleared from the FIFOs. This bit must be a 1 when other FCR bits are written to or they will not be programmed

9.6.2.8 LCR

The system programmer specifies the format of the asynchronous data communications exchange and set the Divisor Latch Access bit via the Line Control Register (LCR). The programmer can also read the contents of the Line Control Register. The read capability simplifies system programming and eliminates the need for separate storage in system memory of the line characteristics.

SCIxBase+0x0C

7		6	5	4	3	2	1	0		
DLAB		SET BREAK	STICK PARITY	EVEN PARITY	PARITY ENABLE	STOPBIT NUMBER WORD		LENGTH SELECT		
Bits	Туре	Function								
7		Baud Gen	erator during a	Read or Write op		set LOW (logic 0)		Divisor Latches of the e Receiver Buffer, the		
6		This bit m It causes (SOUT) is only on S0 a compute	a break conditi forced to the Sp DUT and has no	at the Smart Care on to be transmit bacing (logic 0) s effect on the tra ns system. If the	tate. The break is insmitter logic. Note	disabled by setting e: This feature ena	logic 0. The	1, the serial output Break Control bit acts J to alert a terminal in extraneous characters		
5		This bit is This bit m When bit	the Stick Parity ust be set to '0' is 3, 4 and 5 are	bit. at the Smart Caro logic 1 the Parit	d Interface mode y bit is transmitted and checked as log			3 and 5 are 1 and bit 4 arity is disabled.		
4		This bit is This bit m This bit m When bit	the Even Parity ust be set to '1' ust be set to '0' t 3 is logic 1 and	Select bit. at the Smart Card at the Smart Card bit 4 is logic 0, a	d Interface direct c d Interface indirect n odd number of le	onvention mode convention mode ogic 1s is transmit	ed or checke	ed in the data word bits		
3		This bit is This bit m When bit word bit a	and Parity bit. When bit 3 is logic 1 and bit 4 is logic 1, an even number of logic 1s is transmitted or checked. This bit is the Parity Enable bit. This bit must be set to '1' at the Smart Card Interface mode When bit 3 is logic 1, a Parity bit is generated (transmit data) or checked (receive data) between the last data word bit and Stop bit of the serial data. (The Parity bit is used to produce an even or odd number of 1s when the data word bits and the Parity bit are summed).							
2		This bit m If bit 2 is selected v word leng	ust be set to '1' logic 0, one Sto ia bits 0 and 1, o	at the Smart Care p bit is generated one and a half St vo Stop bits are g	op bits are genera	l data. If bit 2 is log ted. If bit 2 is a log	gic 1 when a ic 1 when eit	5-bit word length is her a 6-, 7- or 8-bit only, regardless of the		
1:0	R/W	These two These two	bits specify the bits must be '1	number of bits in 1'(8-bit) at Smart d 1 is as follows:	n each transmitted Card Interface mo		al character.			
		00 01 10 11	5 Bits 6 Bits 7 Bits 8 Bits							

Programmable Baud Generator

The UART0,1 / Smart Card Interface contains a programmable Baud Generator that is capable of taking clock input (3.692308MHz or 3.555556MHz) and dividing it by any divisor from 2 to 2^{16} -1. UART0,1/ Smart Card Interface can select between 3.692308MHz and 3.555556HMz is performed by setting CLOCKSEL (bit4 of UCR).These Divisor Latches must be loaded during initialization to ensure proper operation of the Baud Generator. Upon loading either of the Divisor Latches, a 16-bit Baud counter is immediately loaded.The output frequency of the Baud Generator is 16 x the Baud [divisor # = (frequency input) / (baud rate x 16)], if BaudSel of SMR is logic '0' or 31 x the Baud [divisor # = (frequency input) / (baud rate x 31)], if BaudSel of SMR is logic '1'. The selection of BaudSel depends on FI bits of ATR in the Smart Card Initialization process. If the forth bit of FI is logic '0', the BaudSel shall be set to '1'. If the forth bit of FI is logic '1', the BaudSel shall be set to '0'. Two 8-bit latches store the divisor in a 16-bit binary format.

Baud rate table below provides decimal divisors to use with a frequency of 3.555556MHz and BaudSel is logic '1' or '0'. Using a divisor of zero is not recommended.

Desired Baud Rate	Decimal Divisor	Percent Error Difference Between
	(Used to generate 16 x Clock)	Desired and Actual
9600	12 (BaudSel = 1, FI = 0001)	-
6400	18 (BaudSel = 1, FI = 0010)	-
4800	24 (BaudSel = 1, FI = 0011)	-
3200	36 (BaudSel = 1, FI = 0100)	-
2400	48 (BaudSel = 1, FI = 0101)	-
1920	60 (BaudSel = 1, FI = 0110)	-
6975	32 (BaudSel = 0, FI = 1001)	-
4650	48 (BaudSel = 0, FI = 1010)	-
3487	64 (BaudSel = 0, FI = 1011)	-
2325	96 (BaudSel = 0, FI = 1100)	
1744	128 (BaudSel = 0, FI = 1101)	

Table 9-11 Baud Rate with Decimal Divisor at 3.55556MHz Clock Input

9.6.2.9 SMR (Smart Card Mode Register)

This register controls the configuration when Smart Card interface mode is enabled.

					11	10	9	8
					DISINIT	DIRCTLEN	RSTVAL	IOVAL
7		6	5	4	3	2	1	0
CARD	INIT	RETRANEN	DATAPOL	-	DATADIR	CLKVAL	CLKEN	BAUDSE
Bits	Туре	Function						
11	R/W	Before data transferred If this bit is r is set to '1'.	from Smart Card reset to '0', the at	tween Smart to SCI. pove initializa	e bit Card and SCI, Sma tion sequence is pe zation sequence and	rformed as soon a	s CARDINIT (bit	7 of this regist
10	R/W	Direct contr If this bit is RSTVAL(bit If this bit is r example, C	9 of this register) reset to '0', CRST	d CRST pin a in spite of cu and CIO pir rom '0' to '1'	re controlled directly irrent state of initiali 's levels are control when SCI is in Sma	zation sequence. lled only by state o	f initialization se	quence. For
9	R/W	Reset bit(Cl This bit is us set to '1'). If	RST signal) level sed to indicate sta	select bit wh ate of the CR o '0' and DIR(en Direct control of ST pin when Direct CTLEN(bit10 of this to logic '1' state	control of CIO/CR	ST is enabled (v	
8	R/W	This bit is us set to '1'). If	sed to indicate sta	ate of the CIO o '0' and DIRO	Direct control of CIC D pin when Direct co CTLEN(bit10 of this c '1' state	ontrol of CIO/CRST	Γ is enabled (wh	
7	R/W	The contact After Card I the external transfer with This bit is al	nitialization seque card. This bit sha the external car so reset to '0' aut	ence is succe all be reset to d tomatically in	when this bit and C/ essfully finished, the o '0' to make the cor the case that the e: ttion sequence start	Smart Card interfa ntact deactivation s xternal card does r	ace can exchanç equence start a	t the end of da
6	R/W	Retransmit This bit is se error flag at	Enable bit et to enable the re receiver operatio	etransmission n	n of parity-errored da	ata at transmitter c		e transmission
5	R/W	Data bit(CIC If this bit is r the logic 1 le	D signal) polarity l reset to '0', the log evel corresponds	oit gic 1 level of to state A ar	CIO corresponds to d the logic 0 level to vention and this bit	o state Z and the lo o state Z	gic 0 level to sta	
4	-		or normal UART f					
3	R/W	Data bit(CIC When this b performed in	D signal) direction it is reset to '0', th n MSB-first order.	n select bit ne data frame	e transfer is perform			
2	R/W	CCLK level This bit is us is reset to 'C	select bit when C sed to indicate sta	CLK is disat ate of the CC		is not enabled (wh	nen CLKEN is re	set to '0'). If th
1	R/W	CCLK enab	le bit sed to enable or o		CLK pin. If this bit is	s reset to '0', CCLk CCLK pin is enab		and fixed to lo

		to CCLK pin
0	R/W	Baud Select bit
		The output frequency of the Baud Generator is 16 x the Baud [divisor # = (frequency input) / (baud rate x 16)], this bit is logic '0'. 31 x the Baud [divisor # = (frequency input) / (baud rate x 31)], if this bit is logic '1'.

9.6.2.10 LSR

This register provides status information to the CPU concerning the data transfer.

7		6	5	4	3	2	1	0		
FIFO ERR		TEMT THRE TXPE - PE OE						DR		
Bits	Туре	Functi	ion							
7	R					SR7 is set when there are no subset				
6	R	This bit Registe THR or	FIFO. LSR7 is cleared when the CPU reads the LSR, if there are no subsequent errors in the FIFO. This bit is the Transmitter Empty (TEMT) indicator. Bit 6 is set to a logic 1 whenever the Transmitter Holdir Register (THR) and the Transmitter Shift Register (TSR) are both empty. It is reset to logic 0 whenever eitt THR or TSR contains a data character. In the FIFO mode this bit is set to one whenever the transmitter FII register are both empty.							
5	R	This bit is the Transmitter Holding Register Empty (THRE) indicator. Bit 5 indicates that the UART/S interface is ready to accept a new character for transmission. In addition, this bit causes the UART/S Interface to issue an interrupt to the CPU when the Transmit Holding Register Empty Interrupt enabl The THRE bit is set to a logic 1 when a character is transferred from the Transmitter Holding Register Transmitter Shift Register. The bit is reset to logic 0 concurrently with the loading of the Transmitter I Register. In the FIFO mode this bit is set when the XMIT FIFO is empty; it is cleared when at least 1 to the XMIT FIFO.								
4	R-	This bit the cas the error transm If RETF reset w with the charac Note: Bits 4 it	t is transmitter par se that the externa ored data frame fo it error flag also RANEN bit of SMF whenever the CPU e particular charact ter is at the top of	I card transmits the times of the times of the times of the times of the reads the conternation the FIFO it the FIFO.	ne parity error f RNR value, bu bit is set to '1' ts of the Line S applies to. This a Transmitter L	RANEN bit of SMI lag of received dat it parity will not be as soon as the par Status Register. In s error is revealed ine Status interrup	a and the interfac removed and the ity error flag is rec the FIFO mode thi to the CPU when i	e device re-transm external card eived. This bit is s error is associat ts associated		
3			t is reserved at Sr							
2	R	This bit detection transm from th This bit this err when it Note:	t is the Receive P; on of a parity erro iit the error flag an he external card is t is reset to logic 0 ror is associated w ts associated char	arity Error (PE) in r. If RETRANEN I d the external can same to the value whenever the Cl whenever the Cl ith the particular acter is at the top	dicator. If RETI bit of SMR is se d retransmits t e saved in the l PU reads the c character in the of the FIFO.	RANEN bit of SMR et to '1', the interface he data. If the num RNR but error is no ontents of the Line e FIFO it applies to	e detects the receive ber of receiving re- ot corrected, this F Status Register. I . This error is reve	eived parity error a e-transferred data PE bit is set to logio n the FIFO mode, ealed to the CPU		
4		conditio	ons are detected a	and the interrupt i	s enabled.	ine Status interrupt				
1	R	by the previou the CP the trig receive	CPU before the neuronal scharacter. The formula character. The formula character is the content of the shift register level, an overnued in the shift register character is the shift register of the	ext character was DE indicator is se nts of the Line St run error will occu	transferred int t to logic 1 upo atus Register. Ir only after the ed to the CPU	s that data in the R o the Receiver Buf n detection of an o if the FIFO mode d FIFO is full and th as soon as it happe	fer Register, there verrun condition a ata continues to fi e next character h	by destroying the and reset wheneve Il the FIFO beyond as been complete		
		This bit is the receiver Data Ready (DR) indicator. Bit 0 is set to logic 1 whenever a complete incoming character has been received and transferred into the Receiver Buffer Register or the FIFO. Bit 0 is reset to logic 0 by reading all of the data in the Receiver Buffer Register or the FIFO.								

Some bits in LSR are automatically cleared when CPU reads the LSR register, so interrupt handling routine should be written that if once reads LSR, then keep the value through entire the routine because second reading LSR returns just reset value.

1

0

9.6.2.11 SSR (Smart Card Status Register)

5 4 3

This register provides the additional state of the Smart Card interface to the CPU. In addition to this current-state information, three bits of the Smart Card Status Register provide interrupt information except Tx /Rx data interrupt (these information is in the LSR). These bits are set to logic 1 whenever a interrupt condition occurs e. They are reset to logic 0 whenever the CPU reads the MODEM Status Register.

2

SCIxBase+0x18

6

1		0	J	4	3	2	1	U
-		-	-	-	RETRANS_TO	WAITTIMEOUT	INITFAIL	CARDPRE
Bits	Туре	Funct	tion					
7		This b	it is reserved	at Smart	Card Interface mode			
6		This b	it is reserved	at Smart	Card Interface mode			
5		This b	it is reserved a	at Smart	Card Interface mode			
4		This b	it is reserved a	at Smart	Card Interface mode			
3		This b	it indicate the	retransr	nit of error data is time	out when RETRANEN(bit	6 of SMR) is set to	1.
		This b	oit is set to '1' i	n the ca	se that the interval bet	ween start leading edge of	the retransmitted of	lata frame sent by
		the ex	ternal card an	d the sta	art leading edge of pre	vious error data frame (ser	nt by the card but p	arity error is
		detect	ted by SCI) ex	ceeds th	e waiting time value o	of WTR register. This bit is r	eset to '0' wheneve	er the CPU reads
		the co	ontents of the S	Smart Ca	ard Status Register			
2		This b	it indicates that	at the wa	aiting time out is occur	s. This bit is set to '1' in the	case that the inter	val between start
		leadin	g edge of the	data frar	me sent by the externa	al card and the start leading	g edge of previous	data frame (sent
		either	by the card or	· by the i	nterface device) exce	eds the waiting time value	of WTR register. Th	is bit is reset to '0
		whene	ever the CPU	reads the	e contents of the Sma	rt Card Status Register		
1		This b	oit is set to '1' v	vhen the	initialization sequenc	e is fail and the ATR from t	he external card is	not received. As
		soon	as this bit is se	et to '1' a	nd card initialization is	s failed, the interface device	e starts the contact	deactivation
		seque	ence and the C	ARDINI	T bit of SMR is reset to	o '0' automatically. This bit	is reset to '0' when	ever the CPU
		reads	the contents of	of the Sn	nart Card Status Regis	ster		
0	-	This b	oit is set to '1' w	vhen the	external card is inser	ted and CardPresent pin is	logic '1'	
		This b	oit is reset to '1	' when t	he external card is ren	noved and CardPresent pir	n is logic '0'	
						the CARDDET interrupt	-	

9.6.2.12 SCR

This 8-bit Read/Write Register does not control the UART/Smart Card Interface in any way. It is intended as a scratchpad register to be used by the programmer to hold data temporarily.

SCIxBase+0x1C

7	(6	5	4	3	2	1	0	
DATA									
Bits	Туре	Function							

9.6.2.13 RTR (Reset Timing Register)

On starting of contact activation sequence, the CRST remain to logic '0' waiting ATR until the number of clock cycle set in the RTR register. If the ATR is not received until that number of the clock cycle, CRST is set to logic '1' and waits for ATR during the number of clock cycle set in the RTR once more. If There is no ATR and the clock cycle elapses(the initialization of Smart Card fails) ,the contact deactivation start and the CRST is set to logic '0' The minimum value of this register is 200,so this register must be set greater than 200.

15	•	4		1	0
Clock	Cycle Numl	er			
	-				
Bits	Туре	Function			

9.6.2.14 RNR (Retransmit Number Register)

This register value identifies the number of retransmission before Tx/Rx Line Status interrupt is activated and Line Status error occurs. The Tx/Rx Line Status interrupt occurs if the line status error is not cleared after the re-transmission of the times that is saved in this register.

If the value of this register is set to '0', no error flag is transmitted even though the Smart Card interface receives the error-ed data frame and Rx Line error status interrupt occurs immediately. If the interface device is transmit mode and receives the error flag, the interface device does not re-transmit the error-ed data frame and activates the Tx Line Status error interrupt immediately.

SCIxBase+0x24

 7
 6
 5
 4
 3
 2
 1
 0

 Re-transmission Number

 Bits
 Type
 Function

 7:0
 R/W
 Retransmission number of errored data, before Tx/Rx Line Status interrupt occurs.
 Image: Colspan="4">Colspan="4">Colspan="4">Colspan="4">Colspan="4">Colspan="4">Colspan="4">Colspan="4">Colspan="4">Colspan="4">Colspan="4">Colspan="4">Colspan="4">Colspan="4">Colspan="4">Colspan="4"

9.6.2.15 WTR (Waiting Time Register)

In the case that the interval between start leading edge of the data frame sent by the external card and the start leading edge of previous data frame (sent either by the card or by the interface device) exceeds the waiting time value of WTR register, the Waiting Timeout interrupt occurs

xBase+0x2	28	Waiting Timoodt inte	nupt occure				
7		6 5	4	3	2	1	0
The nu	mber of da	ta bit period					
Bits	Туре	Function					
7:0	R/W	Waiting time-out value that is	number of 1-bit of	data period			
		Time-out value[21:0] = (WTR = 960 * \	<< 9) + (WTR <• NTR[7:0]	< 8) + (WTR <<7)	+ (WTR <<6)		

9.6.2.16 EGR (Extra Guard-Time Register)

This register value set the number of bit –period that follows the 12-bit data frame, and from 0 to 254. If EGR value is 255, the minimum delay between the start edges of two consecutive data frame is reduce to 11-bit period.

SCIxBase+0x2C

7	(6	5	4	3	2	1	0
The nu	umber of da	ta bit period						
Bits	Туре	Function						

9.6.2.17 UCR (UART Configuration Register)

UxBase+0x30 4 7 6 5 3 2 0 1 SIR Loop Full Duplex SIREN SMCARDEN CLOCKSEL UARTEN -_ Back Force Uart4 only Uart4 only Uart4 only Bits Туре Function 7:6 Reserved 5 R/W Smart Card Interface mode set 0 = Smart Card interface disable 1 = Smart Card interface enable (If you use Smart Card Interface function, you must set this bit with UARTEn bit at the same time). 4 R/W Clock Select 0 = 3.692308MHz 1 = 3.555556MHz 3 R/W SIR Loop-back Test (Uart1 only) 0 = SIR Loop-back Test disable 1 = SIR Loop-back Test enable. 2 R/W SIR Full-duplex Force (Uart1 only) 0 = Half Duplex. 1 = Full Duplex. 1 R/W SIR Enable (Uart1 only) 0 = SIR Mode disable 1 = SIR Mode enable (If you use SIR function, you must set this bit with UARTEn bit at the same time). 0 R/W UART Enable. 0 = UART disable (Power-Down), UART Clock stop. 1 = UART enable.

To make the Smart Card Interface mode set, SMCARDEN and UARTEN are set to '1' at the same time.

9.6.3 Smart Card Interface Operation Flow Chart

Before transmitting or receiving data, the smart card interface and Smart Card must be initialized as described in figure 9-4, after performing Contact initialization and ATR receiving, the configuration of Smart Card Interface must be change to meet the condition of ATR as describe in figure 9-5.




Figure 9-2 Card Initialization and Receiving ATR Flow Chart




Figure 9-3 Data Transmission and Reception Flow Chart

9.7 Synchronous Serial Interface (SSI)

The HMS30C7210 includes two SSIs (Synchronous Serial Interface) that are AMBA slave blocks connecting to the APB. The SSI is a master or slave interface that enables synchronous serial communication with an external slave or master peripheral. The SSI only supports a Motorola SPI-compatible interface that features full-duplex, three-wire synchronous transfers and programmable clock polarity and phase. In both master and slave configurations, the SSI performs parallel-to-serial conversion on data written to a 8-bit wide, 8-location deep transmit FIFO and serial-to-parallel conversion on received data, buffering it in a 8-bit wide, 8-location deep receive FIFO. Figure 9-23 shows a block diagram of the SSI.

FEATURES

- Master or slave operation
- Motorola SPI-compatible synchronous serial interface
- Programmable transfer clock bit rate, clock polarity and phase
- Separate transmit and receive FIFO buffers, 8 bits wide, 8 locations deep
- 8-bit data frame size
- Full-duplex, 3-wire synchronous transfers
- Independent masking of transmit FIFO, receive FIFO and receive overrun interrupts
- Internal loop-back test mode available




Figure 9-23. SSI Block Diagram

9.7.1 Register description

The SSIBASE is 0x8005A000 for SSI0 and 0x8005B000 for SSI1.

Note Marked '-' bits in the following tables are reserved bits and return zeros on reads

Address	Name	Width	Default	Description
SSIxBASE+0x00	SSPCR0	5	0x00	Control Register 0
SSIxBASE+0x04	SSPCR1	4	0x00	Control Register 1
SSIxBASE+0x08	SSPDR	8	0xXX	Data Register
SSIxBASE+0x0C	SSPSR	5	0x03	Status Register
SSIxBASE+0x10	SSPCSR	8	0x02	Clock Scale Register
SSIxBASE+0x14	SSPIIR/ICR	3	0xX0	Interrupt Status / Clear Register
SSIxBASE+0x18	SSPFENT	8	0x00	FIFO Entry Number
SSIxBASE+0x1C	SSPIENT	8	0x44	FIFO Entry Interrupt Number
SSIxBASE+0x40~7C	SSPTCER	8	0x00	Test Clock Enable Register
SSIxBASE+0x80	SSPTCR	5	0x00	Test Control Register
SSIxBASE+0x84	SSPTMR	2	0xX0	TestMode Register
SSIxBASE+0x88	SSPTISR	3	0xXX	Test Input Stimulus Register
SSIxBASE+0x8C	SSPTOCR	7	0x02	Test Output Capture Register
SSIxBASE+0x80	SSPTCCR	7	0x01	Test Clock Counter Register

9.7.1.1 SSPCR0 (control register 0)

SSIBASE + 0x00	(initial value 8'bxxx0_0000)	

7		6	5	4	3	2	1	0
-		-	-	GSEL	SDIR	SPH	SPO	MS
Bits	Туре	Functio	on					
4	R/W	0 : nSF	``	irom GPIO R=0), GPIO pin =nSi iin (SDIR=0), GPIO	``	,		
3	R/W	The res may oc 0 = inpu	set value of SDI ccur. ut (SCLKIN, nSF	N/OUT direction R bit is zero (input). FRMIN input) nSFRMOUT output		to indicate the dir	ection instead of	SDIR, bus conflicts
2	R/W	0 = SCI	LKIN/OUT starts	IS=1) and/or SCLK s toggling at the mid toggling at the begin	dle of the data tra	insfer.		
1	R/W	SCLKIN 0 = The	N input polarity (e inactive state c	MS=1) and/or SCLk of SCLKIN/OUT is L of SCLKIN/OUT is H	OUT output pola			
0	R/W	0 = Cor	or Slave select nfigured as a ma nfigured as a sla					

9.7.1.2 SSPCR1 (Control Register 1)

SSIB/

7	6	6	5	4	3	2	1	0			
-	-		-	-	SSE	RORIE	TIE	RIE			
Bits	Туре	Function									
3	R/W		SSE : SSI Enable 0 = SSI disabled								
2	R/W	RORIE : R: 0 = Receive Wr	k FIFO Over-Ru e over-run interr iting '0' to this bi	t will also clear RO	RIS bit in SSPICR	2					
1	R/W	TIE : Tx FIF 0 = Tx FIF0	1 = Receive over-run interrupt enabled TIE : Tx FIFO Interrupt Enable 0 = Tx FIFO interrupt disabled 1 = Tx FIFO interrupt enabled								
0	R/W	RIE : Rx FI 0 = Rx FIF0	FO Interrupt En O interrupt disat O interrupt enab	able led							

9.7.1.3 SSPDR (Data Register)

SSPDR is the data register and is 8-bit wide. When SSPDR is read, the entry in the receive FIFO pointed to by the current FIFO read pointer is accessed. When SSPDR is written to, the entry in the transmit FIFO pointed to by the write pointer is written to.

SSIBA	SE + 0x0	8 (init	ial value 8'bxxxx_	_xxxx)					
	7		6	5	4	3	2	1	0
	FIF07		FIFO6	FIFO5	FIFO4	FIFO3	FIFO2	FIFO1	FIF00
	Bits	Туре	Function						
	7:0 R/W Transmit/Receive			eceive FIFO					
	Read – Receive FIFO								
-			Write – Tra	nsmit FIFO					

9.7.1.4 SSPSR (Status Register)

SSIBASE + 0x0c (Read-only register)

7	6	5	4	3	2	1	0	
-	-	-	BSY	RFF	RNE	TNF	TFE	
		.						

Bits	Туре	Function
4	R	BSY : SSI Busy
		0 = SSI is idle or is transferring MSB (FIFO[7])
		1 = SSI is transferring frame FIFO[6:0], not MSB
3	R	RFF : Receive FIFO Full
		0 = Rx FIFO is not full
		1 = Rx FIFO is full
2	R	RNE : Receive FIFO Not Empty
		0 = Rx FIFO is empty
		1 = Rx FIFO is not empty
1	R	TNF : Transmit FIFO Not Full
		0 = Tx FIFO is full
		1 = Tx FIFO is not full
0	R	TFE : Transmit FIFO Empty
		0 = Tx FIFO is not empty
		1 = Tx FIFO is empty

9.7.1.5 SSPCSR (Clock Scale Register)

SSPCSR specifies the division factor by which the input BCLK should be internally divided to make SCLKOUT.

1		6	5	4	3	2	1	0			
CSR7		CSR6	CSR5	CSR4	CSR3	CSR2	CSR1	CSR0			
Bits	Туре	Function									
7:0	R/W	Should be	Clock divisor scale Should be an even number from 2 to 254 on writes. The least significant bit always returns zero on reads.								

9.7.1.6 SSPIIR/SSPICR (Interrupt Status/Clear Register)

7	6	5	5	4	3	2	1	0				
-	-		-	-	-	RORIS	TIS	RIS				
Bits	Туре	Function										
2	R/W	Write 0 – No Write 1 – Cle Read 0 – No Read 1 – Rx	RORIS : Rx over-run interrupt status/clear register Write 0 – No effect Write 1 – Clears this bit Read 0 – No Rx over-run interrupt state Read 1 – Rx over-run interrupt state Writing 0 to RORIE bit will also clear RORIS bit									
1	R/W	TIS : Tx inte Write 0 – No Write 1 – Cle Read 0 – No Read 1 – Tx	effect ears this bit Tx interru	ot state								
0	R/W	RIS : Rx inte Write 0 – No Write 1 – Cle Read 0 – No Read 1 – Rx	effect ears this bit Rx interru	pt state								

9.7.1.7 SSPFENT (FIFO Entry number)

SSIBAS	SE + 0x	:18 (in	itial value 8'b0000	0_0000)					
7	,		6	5	4	3	2	1	0
Т	XENT3	3	TXENT2	TXENT1	TXENT0	RXENT3	RXENT2	RXENT1	RXENT0
В	Bits	Туре	Function						
7	' :4	R	The numbe	r of valid entries i	n transmit FIFO				

9.7.1.8 SSPIENT (FIFO Entry Interrupt number)

The number of valid entries in receive FIFO

SSIBASE + 0x1c (initial value 8'b0100_0100)

3:0

R

7		6	5	4	3	2	1	0
TXIEN	T3	TXIENT2	TXIENT1	TXIENT0	RXIENT3	RXIENT2	RXIENT1	RXIENT0
Bits	Туре	Function						
7:4	R/W	0xf – 0x9 : 0x8	TIS is never set TIS is always s TIS is set when	-	IT	fy the number at v	vhich TIS is set.	
3:0	R/W	0xf – 0x9 : 0x8 – 0x1	RIS is never se RIS is set whe	n RXENT >= RXIEI when RXENT < R>	NT	fy the number at v	vhich RIS is set.	

9.7.1.9 SSPTCER (Test Clock Enable Register)

-	40-0x7c	(initial value 8'	_ ,					
7		6	5	4	3	2	1	0
TCE7		TCE6	TCE5	TCE4	TCE3	TCE2	TCE1	TCE0
Bits	Туре	Function						
7:0	R/W	Write : Wh only when Read : Wh	this register is a	clock mode, a te accessed clock mode, a te	est clock enable i est clock enable			

SSPTCER has a multiple word space in the register address map to allow for the generation of multiple test clock enable pulses.

9.7.1.10 SSPTCR (Test Control Register)

SSIBASE + 0x80 (initial value 8'bxxx0_0000)

7	6	i	5	4	3	2	1	0
-	-		-	TINPSEL	TRESET	REGCLK	TCLKEN	TESTEN
Bits	Туре	Function						
4	R/W	TINPSEL : Te						
		0 = Normal ir 1 = Values fr		ected ISR is multiplexed	into input			
3		TRESET : Te						
•		0 = No test re						
		1 = nSSPRS	T is asser	ted throughout the	SSI except for test i	registers		
2		REGCLK : R	egistered	mode clock				
		See table be						
1	R/W	TCLKEN : Te		Enable				
		See table be						
0	R/W	TESTEN : Te						
		0 = Normal o 1 = Test mod		node is selected				
		See table be		leu				
	REGCLK	TCLKE	N	TESTEN	SCLKIN/OUT	BC	CLK	
	1	1		1	Registered clock	Re	gistered clock	
	1	0		1	Registered clock	BC	LK	
	0	1		1	Divided clock	Re	gistered clock	
	0	0		1	Strobe clock	BC	CLK	
	Х	Х		0	Divided clock	D	CLK	

Registered clock : generates a test clock enable on an APB access only to the SSPTCER Strobe clock : generates a test clock enable on every AMBA APB access to the block Divided clock : generates a normal mode SCLKIN/OUT by dividing BCLK

9.7.1.11 SSPTMR (Test Mode Register)

ASE + 0x	84 (initial	l value 8'bxxxx_xx00)											
7		6 5	4	3	2	1	0						
-			-	-	-	NIBMODE	LBM						
Bits	Туре	Function											
1	R/W	Nibble Mode Counte	Nibble Mode Counter										
		0 = Normal CSR co	unter (CSC) mode										
		1 = 7-bit CSR count	er is partitioned into	two nibbles (3-	bit, 4-bit) and decr	ements by 0x11 on succ	cessive clocks						
0	R/W	Loop Back Mode											
		0 = Normal serial po	rt operation										
		1 = Output of transn	nit serial shifter is con	nnected to inpu	t of receive serial	shifter internally							

9.7.1.12 SSPTISR (Test Input Stimulus Register)

SSPTISR provides test mode stimulus for the SCLKIN and SCLKIN input to the SSI. When TINPSEL bit in the SSPTCR register is 1, the values in the SSPTISR are routed to the internal lines.

SSIBASE + 0x88 (initial value 8'bxxxx_xxx)

SSI

7	6	5	4	3	2	1	0
-	-	-	-	-	nTSFRMIN	TSCLKIN	TSSPRXD
Bits	Туре	Function					
2	R/W	Test nSFRMIN inpu	It for nSFRMIN pi	n			
1	R/W	Test SCLKIN input	for SCLKIN pin				
0	R/W	Test SSPRXD inpu	t for SSPRXD pin				

9.7.1.13 SSPTOCR (Test Output Capture Register)

7	6		5	4	3	2	1	0
-	RORIN	TR	TXINTR	RXINTR	INTR	SSPTXD	nSFRMOUT	SCLKOU
Bits	Туре	Functi	on					
6	R	SSPRO 0 = SS	ORINTR is gei PRORINTR p	he status of SSPR herated by RORIS in is driven to logic in is driven to logic	ANDed with ROP	RIE		
5	R	SSPTX 0 = SS	(INTR is gene PTXINTR pin	status of SSPTXII rated by TIS ANDe is driven to logic 0 is driven to logic 1				
4	R	SSPR) 0 = SS	KINTR is gene PRXINTR pin	e status of SSPRXI rated by RIS ANDe is driven to logic 0 is driven to logic 1	ed with RIE			
3	R	0 = SS	PINTR pin is o	atus of SSPINTR driven to logic 0 driven to logic 1				
2	R	0 = SS	PTXD pin is d	e status of SSPTX riven to logic 0 riven to logic 1	D			
1	R	0 = nS	FRMOUT pin	s the status of nSF is driven to logic 0 is driven to logic 1	RMOUT			
0	R	0 = SC	LKOUT pin is	he status of SCLK driven to logic 0 driven to logic 1	OUT			

9.7.1.14 SSPTCCR (Test Clock Counter Register)

This register provides observation for the clock scale counter. The counter is 7-bit, free-running, down counter that operates on BCLK, in normal mode of operation. It can be configured as two nibbles and decremented by test clocks in test mode through SSPTMR and SSPTCR registers. The seven most significant bits programmed in the 8-bit SSPCSR register form the reload value for this counter. The counter reloads when it reaches 0x01.

SSIBASE + 0x90 (initial value 8'bx000_0001)

7	6	5	4	3	2	1	0
-	CSC6	CSC5	CSC4	CSC3	CSC2	CSC1	CSC0

Bits	Туре	Function
6:0	R	This bits return the current count of the clock scale counter

9.7.2 Overview

The SSI performs parallel-to-serial conversion on data to transmit to an external device and serial-to-parallel conversion on data to receive from an external device. The transmit and receive paths are buffered with internal FIFO memories allowing up to eight 8-bit values to be stored independently.

The SSI includes a programmable bit rate clock divider to generate the serial output clock SCLKOUT from the bus clock BCLK when configured as a master. The frequency of BCLK is 30MHz (FCLK/2) and it is divided, through the SSPCSR register, by a factor of from 2 to 254 in steps of two. When configured as a slave, the SCLKIN clock is provided by an external master and used to time its transmission and reception sequences.

There are four interrupts generated by the SSI and three of these are individual, maskable, active HIGH interrupts:

- SSPTXINTR : active when the number of valid entries in the transmit FIFO is equal to or less than the predetermined number specified by RXIENT.
- SSPRXINTR : active when the number of valid entries in the receive FIFO is equal to or more than the predetermined number specified by TXIENT.
- SSPRORINTR : active when the receive FIFO is already full and an additional data frame is received.

Above three individual interrupts are also combined into a single output interrupt signal (SSPINTR). The combined SSPINTR is asserted if any of the three individual interrupts are asserted and enabled.

There are registers and logic for functional block verification, and manufacturing or production test using TIC vectors. Test registers should not be read or written to during normal use.

9.7.3 Operational Description

(The SSI is reset by nSSPRST and it is generated by the global reset signal BnRES or the test reset signal in SSI test mode. An external reset controller must use BnRES to reset the whole SSI including test logic. The test reset signal resets SSI registers except for test mode registers.)

Following the reset , the SSI is disabled and should be configured in this state. Control register SSPCR0 need to be programmed to decide several operation parameters.

GSEL bit determines whether nSFRMIN signal from the GPIO is used **in slave mode**. (If GSEL bit is cleared, the SSI regards nSFRMIN signal as zero and transfers are synchronized only with SCLKIN clock signal. If GSEL bit is set, nSFRMIN signal from a GPIO pin is used to indicate valid SCLKIN period and transfers are synchronized with SCLKIN when nSFRMIN is zero.) **In master mode**, GSEL bit has no effects and nSFRMOUT signal to a GPIO pin is always valid. SDIR bit is used to determine the direction of nSFRMIN/OUT and SCLKIN/OUT pins in the GPIO. When SDIR bit is set, the direction is output and nSFRMOUT and SCLKOUT signals go out through GPIO pins. MS bit configures the SSI as a master or slave and SPH and SPO bits determine clock phase and polarity respectively.

When master mode, the clock scale register (SSPCSR) determined the transmition bit rate. When slave mode, it determined SCLKIN input clock.

The SSPCR1 has SSI enable bit (SSE). When disabled in master mode, SCLKOUT is forced to LOW (SPO=0) or HIGH (SPO=1), nSFRMOUT to HIGH, and SSPTXD to LOW. When disabled in slave mode, SCLKIN, nSFRMIN and SSPRXD has no meanings and SSPTXD is set to LOW. Once enabled, transmission and reception of data begins on transmit (SSPTXD) and receive (SSPRXD) pins.

NOTE : When nSFRMIN/OUT signal from / to a GPIO pin is not connected, SDIR and SPO bits in a master should be configured before a slave is enable. Otherwise, the transition of SCLKOUT generated by setting CDIR and / or SPO in the master may cause the slave into malfunctioning. In this case, the recommended sequence of register setup is following. SSPCR0 register in a master should be configured first. Then SSPCR0 in a slave is set and a slave SSI is enabled. The master is enabled last.

Once the bottom entry of the transmit FIFO in a master contains data, nSFRMOUT is active to LOW to indicate valid data frame and the MSB of the 8-bit data frame is shifted out onto the SSPTXD pin. Then, SCLKOUT pin starts running and the serial data bit through SSPRXD is captured in the receive FIFO. After the LSB of the current data frame is shifted out, if there is no more valid entry in the transmit FIFO, SCLKOUT stops toggling and nSFRMOUT is inactive to indicate the completion of the transfer. Otherwise, any valid entries in the transmit FIFO enables another data frame transfer to be continued without delay. Figure 9-24. shows the frame format for a single frame and Figure 9-25. shows the timing diagram when back to back frames are transmitted.

If the receive FIFO is already full and the transmit FIFO is not empty in master mode, a transfer will start but this transfer will cause receive overrun interrupt condition. In this case, a transmit data frame is read from the transmit FIFO and transferred, and a received data frame is overwritten in the receive serial shift buffer normally. But, data in the receive serial buffer will not be stored in the receive FIFO, if the receive FIFO is still full until this transfer finishes. If RORIE bit is set for the receive overrun condition, SSPRORINTR will signal and further data frame will not start until RORIS bit is cleared. In case of slave mode, the operation is the same except that a data frame starts with SCLKIN from external device.

If the transmit FIFO is already empty and another data frame is request in slave mode, a transmit FIFO underrun condition occurs. The receive FIFO operates normally but transmit FIFO transfers the same data frame as in the previous transfer. This condition cannot occur in master mode. In this version of SSI, there is not an assigned interrupt for this case.

If CPU writes data to the transmit FIFO that is already full, the valid entries (from the oldest entry that was written) in the FIFO can be overwritten. To detect this erroneous state, TXENT bits can be read. If TXENT[3:0] is in the range of from 0x9 to 0xf, the number of lost entries is TXENT - 0x8.




Figure 9-24. Transfer Format (Single Transfer)





Figure 9-25. Transfer Format (Back to Back Transfer)

If CPU reads data from the receive FIFO that is already empty, invalid entries in the receive FIFO can be read. By reading RXENT bits, this erroneous state can be detected. If RXENT[3:0] is in the range of from 0x9 to 0xf, the number of entries that has been read by mistake is 0x10 – RXENT.

NOTE : This version of the SSI supports neither multi-master nor multi-slave configurations.

9.7.4 SSI AC Timming



Sym bol	Description	Min.	Мах
TOD	Output Delay from clock to TXD	-	3 n s
тон	Output Hold time from clock to TXD	1 n s	-
TIS	RXD Input Setup Time	3 n s	-
тін	RXD Input Hold Time	0.5 n s	-

Figure 9-4 SSI AC Timing

9.8 SMC Controller

This SmartMedia[™] Card Controller is an Advanced Microcontroller Bus Architecture (AMBA) compliant System-on-a-Chip peripheral providing an interface to industrystandard SmartMedia™ Flash Memory Card. A channel has 8 control signal outputs and 8 bits of bi-directional data ports.

FEATURES

- One 3.3V SmartMedia support
- 4MB to 128MB media (both Flash and Mask ROM type)
- Interrupt mode support when erase/write operation is finished
- Unique ID SmartMedia support
- Multi-page (up to 32 pages) access (read/write)
 Hardware 3Byte ECC generation & check (software correctable).
- Marginal timing operation settable.

9.8.1 External Signals

Pin Name	Туре	Description
SMD [7:0]	I/O	Smart Media Card (SSFDC) 8bit data signals
nSMWP	0	Smart Media Card (SSFDC) write protect
nSMWE	0	Smart Media Card (SSFDC) write enable
SMALE	0	Smart Media Card (SSFDC) address latch enable
SMCLE	0	Smart Media Card (SSFDC) command latch enable
nSMCD	l	Smart Media Card (SSFDC) card detection signal
nSMCE	0	Smart Media Card (SSFDC) chip enable
nSMRE	0	Smart Media Card (SSFDC) read enable
nSMRB	I	Smart Media Card (SSFDC) READY/nBUSY signal. This is open-drain output so it requires a pull- up resistor.

Refer to Figure 2-1. 208 Pin diagram.

9.8.2 Registers

Address	Name	Width	Default	Description	
0x8005.C000	SMCCMD	32	0x0	SmartMedia Card Command register	
0x8005.C004	SMCADR	27	0x0	SmartMedia Card Address register	
0x8005.C008	SMCDATW	32	0x0	Data written to SmartMedia Card	
0x8005.C00C	SMCDATR	32	0x0	Data received from SmartMedia Card	
0x8005.C010	SMCCONF	8	0x0	SmartMedia Card controller configuration register	
0x8005.C014	SMCTIME	20	0x0	Timing parameter register	
0x8005.C01C	SMCSTAT	32	0x0	SmartMedia Card controller status register	
0x8005.C024	SMCECC1	24	0x0	ECC register for first half page data	
0x8005.C028	SMCECC2	24	0x0	ECC register for second half page data	
0x8005.C02C	SMCMRW	12	0x0	Multi-page read/write configuration register	
0x8005.C030	SMCMSTAT	12	0x0	Multi-page read/write status register	
0x8005.C034	SMCEBICON	3	0x0	SMC control register using EBI interface	

Table 9-12 SmartMedia Controller Register Summary

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	1
Hidden	Comma	nd 0						Hidde	en Comm	and 1					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Main C	ommand	ł						Seco	nd Comr	nand					
Bits	Туре	F	unction												
31:24	R/W	to C	prevent	illegal co to acces	opy of mu s redund	Inique ID usic files. lant block d. For mo	Unique that ca	ID is put nnot be a	into redu ccessed	ndant blo with ope	ock of Sr n comm	nartMedia and, This	. Use th byte file	is hidder	n
23:16	R/W														
23.10	r./ v v	2	step cor	nmand fo	or Samsu	ID comma ing is 30h et commar	-65h an		niba is 5/	Ah-B5h. 1					
15:8	R/W	2 re T 1 ¹	step cor edundant here are st comm	nmand fo block an 9 comma and into f	or Samsu ea, Rese ands to c this byte	ing is 30h	-65h an nd (FFh nartMeo pt writin	d for Tosł <u>) should k</u> dia card. ⁻ ng to Sma	niba is 5/ <u>pe carrie</u> This con IntMedia.	Ah-B5h. 1 d out. troller sup For write	To return oports or e operation	back to u	ser bloc f them (l	k after a	cces e). Se
		2 re T 1' Ir	step cor edundant here are st comm	nmand fo block an 9 comma and into f	or Samsu ea, Rese ands to c this byte	ing is 30h et commar operate Sr field exce	-65h an nd (FFh nartMeo pt writin d byte f	d for Tosl) should b dia card. ng to Sma field to Pa	niba is 5 <i>i</i> <u>be carrie</u> This con artMedia. age Prog	Ah-B5h. 1 d out. troller sup For write	To return oports or e operation	back to u ly parts o on, set thi	ser bloc f them (l	k after a	ccesa e). Se erial [
		2 re 1' Ir F	step cor edundant here are ST comm nput (80h	nmand fo block an 9 comma and into) and set	or Samsu ea, Rese ands to c this byte : Second	ing is 30h et commar perate Sr field exce Comman	-65h an nd (FFh nartMeo pt writin d byte f	d for Tosl) should b dia card. ng to Sma field to Pa	niba is 5/ be carrie This con IntMedia. Inge Prog Fur	Ah-B5h. 1 d out. troller sup For write ram (10h	Fo return oports or operation).	back to u ly parts o on, set thi	ser bloc f them (l s byte fie cycle	k after a bold type eld to Se	ccesa e). Se erial [
		2 re 1' Ir F S	step cor edundant here are ST comm uput (80h	nmand fo block an 9 comma and into) and set	or Samsu ea, Rese ands to c this byte : Second	ng is 30h t commar operate Sr field exce Comman 1 ST cycle	-65h an nd (FFh nartMeo pt writin d byte f	d for Tosl) should b dia card. ng to Sma field to Pa	niba is 5/ <u>be carrie</u> This con IntMedia. Inge Prog Fur Pag	Ah-B5h. 1 d out. troller sup For write ram (10h	Fo return oports or e operation).	back to u ly parts o on, set thi 1 ST	ser bloc f them (l s byte fie cycle	k after a bold type eld to Se	cces e). Se erial [
		2 re 1 Ir F S R	step cor edundant here are ST comm nput (80h unction erial Dat	nmand fo block an 9 comma and into) and set	or Samsu ea, Rese ands to c this byte : Second	ng is 30h et commar operate Sr field exce Comman 1 ST cycle 80h	-65h an nd (FFh nartMeo pt writin d byte f	d for Tosl) should b dia card. ng to Sma field to Pa	niba is 5/ pe carrie This con artMedia. age Prog Fur Pag Blo	Ah-B5h. 1 d out. troller sup For write ram (10h nction ge Progra	To return opports or e operation).	back to u lly parts o on, set thi 1 ST 10h	ser bloc f them (l s byte fid	k after a bold type eld to Se	cces e). Se erial [ycle
		2 re 1' Ir Ir S R R R	step cor edundant here are sr comm put (80h unction erial Dat ead 0	nmand fo block an 9 comma and into) and set	or Samsu ea, Rese ands to c this byte : Second	ng is 30h et commar operate Sr field exce Comman 1 ST cycle 80h 00h	-65h an nd (FFh martMed pt writin d byte f	d for Tosl) should b dia card. ng to Sma field to Pa	niba is 5, pe carrie This con IntMedia. Ige Prog Fur Pag Blo Sta	Ah-B5h. 1 d out. troller sup For write ram (10h nction ge Progra ck Erase	To return opports or e operation).	lly parts o on, set thi 10r 10r 60r	f them (l s byte fit	k after a bold type eld to Se	cces e). Se erial [ycle
		2 re 1' Ir F S R R R	step cor edundant here are ST comm put (80h unction terial Dat tead 0 tead 1	nmand fo block an 9 comma and into) and set	or Samsu ea, Rese ands to c this byte : Second	ng is 30h perate Sr field exce Comman 1 ST cycle 80h 00h 01h	-65h an nd (FFh martMed pt writin d byte f	d for Tosl) should b dia card. ng to Sma field to Pa	niba is 5, pe carrie This con IntMedia. Ige Prog Fur Pag Blo Sta	Ah-B5h. 7 d out. troller sup For write ram (10h nction ge Progra ck Erase tus Read	To return opports or e operation).	ly parts o bon, set thi 1 ST 10r 60r 70r	f them (l s byte fit	k after a bold type eld to Se	cces e). Se erial [ycle

9.8.2.1 SMC Command Register (SMCCMD)

		0x8005	5.C004	Ļ										
				26	25	24	23	22	21	20	19	18	17	16
				SMCA	ADR26 ~	SMCA	DR16							
15	14	13 12	11	10	9	8	7	6	5	4	3	2	1	0
SMCA	DR15~	SMCADR0												
Bits	Туре	Function												
26:0	R/W	SMC Addro must be se controller a Following f	et to SMC after writii	CMD be	fore writ	ing to S because	MCADR. I they do n	However ot requi	r, reset ar re an add	id status ress.				
		MODEL	VALID I	PAGE A	DDRESS	3								
		4 MB	SM SM	CADR0	~ SMCA	DR21								
		8 MB	SM SM	CADR0	~ SMCA	DR22								
		16 MB	SMC	ADR0 ~	SMCAE)R23								
		32 MB	SMC	ADR0 ~	SMCAE)R24								
		64 MB	SMC	ADR0 ~	SMCAE)R25								
		128 MB	SMCA	$DR0 \sim S$	SMCADF	226								

9.8.2.2 SMC Address Register (SMCADR)

9.8.2.3 SMC Data Write Register (SMCDATW)

			0x8005	5.C00	8										
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
N * (S	MCADR -	+ 3)'s B	yte Data					N * (SM	MCADR -	+ 2)'s By	te Data				
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
N * (S	MCADR -	+ 1)'s B	yte Data					N * SM	ICADR's	Byte Da	ta				
Bits	Туре	F	unction												

Bits	Туре	Function
31:0	R/W	Four byte data written to this register will be sent to SmartMedia. SMC controller receives a 32bit data from host controller. Then It starts to transmit from least significant byte to most significant byte, one byte at a time. This SMC controller writes a whole page at a single write transaction, so it requires 132 times consecutive writing (528 = 512+16 bytes). A page program process is as follows: Set SMCCMD to xxxx8010h (Sequential Data Input + Page Program), SMCADR to desired target page address space, and then write first 4 byte data onto SMCDATW. In normal mode, interrupt will be generated every 4 bytes
		write. At the end of sequential data input, SmartMedia goes into page program mode by transmitting the second command to SmartMedia. Usually page program takes long time, no polling status register is recommended. SMC controller automatically generates write finish interrupt when SmartMedia comes back to ready mode.

9.8.2.4 SMC Data Read Register (SMCDATR)

		0x8	005.C00)C										
31	30	29 28	3 27	26	25	24	23	22	21	20	19	18	17	16
N * (SM	MCADR +	3)'s Byte D	ata				N * (SM	MCADR	+ 2)'s By	te Data				
15	14	13 12	2 11	10	9	8	7	6	5	4	3	2	1	0
N * (SI	MCADR +	1)'s Byte D	ata				N * SM	ICADR's	Byte Da	ta				
Bits	Туре	Funct	ion											
31.0	R	Fourb	vte data re	ad from Sr	nartMed	ia is store	d in this r	eaister S	SMC con	troller re	ceives a	byte data	a from	

31:0	R	Four byte data read from SmartMedia is stored in this register. SMC controller receives a byte data from SmartMedia and stores it into 4 byte internal buffer to create 32bit data. First read byte data is stored at least significant byte and fourth byte data is stored at most significant byte of buffer. Host controller reads this register to get 4 byte data at a time. This SMC controller reads a whole page at a single read transaction, so it requires 132 times consecutive reading. A page reading process is as follows:
		Set SMCCMD to xxxx00yyh (xxxx can be unique ID if redundant area accessed, yy is don't care. Only 00h
		command is valid. No 01h or 50h command supported) and then set SMCADR to target page address.
		SMC controller will access SmartMedia with given command and address.
		Interrupt will be generated after first four byte read. Like writing process, reading process reads a whole 528 byte
		in a page at a single transaction, so interrupt will be 132 times.
		Against to write operation, there is no read finish interrupt because we can count the number of read transfers in
		software or can get the total access word size from BYTE COUNT of SMCSTAT.

	0x8005	.C010					
31	30	29	28	27	26	25	24
POWER ENABLE	-	-	-	-	-	-	
23	22	21	20	19	18	17	16
-	-	-	-	-	-		
15	14	13	12	11	10	9	8
	-	-	-		MULTI-PAGE WRITE ENALBE	MULTI-PAGE READ ENALBE	WRITE ECC ENABLE
7	6	5	4	3	2	1	0
Read ECC ENABLE	SAFE MARGIN	SMC ENABLE	-	INTR EN	-	UNIQUE ID EN	BIG CARD ENABLE

9.8.2.5 SMC Configuration Register (SMCCONF)

Bits	Туре	Function
31	R/W	Power on bit. To activate SMC controller, set this bit. Reset will fall the controller into the deep sleep mode.
30:11	-	Reserved. Keep these bits to zero.
10	R/W	Multi-page write enable bit. When this bit set, data can be stored in SMC continuously up to 32 pages. While the single page write requires write command and address for each operation, it does not necessary write command and address for each page.
9	R/W	Multi-page read enable bit. When this bit set, data stored in SMC can be read continuously up to 32 pages. While the single page read requires read command and address for each operation, it does not necessary read command and address for each page.
8	R/W	ECC write enable bit. When this bit set, 3 Byte ECC code (specified in SSFDC standard) is generated in ECC block and written to SmartMedia.
7	R/W	ECC read & check enable bit. When this bit set, 3 Byte ECC code is read out from SmartMedia and compared with regenerated ECC code, for which the data read out from SmartMedia is used. The result is returned to a host when a host reads ECC area in redundant area.
6	R/W	Safe margin enable bit. In normal mode, chip select signal changes simultaneously with read enable and write enable signals. But when this bit set, the duration of read and write enable signal applied to SmartMedia is reduced by 1 automatically. By enabling this, the rising edge of read and write enable signal will be earlier than the rising edge of chip enable, which guarantees latching data safely.
5	R/W	SMC controller enable bit. Reset this bit will make SMC controller stay in standby mode. No interrupt generated, no action occurred.
4	-	Reserved. Keep these bits to zero.
3	R/W	Interrupt enable. After reading a word or before writing a word, the interrupt bit of SMCSTAT will be set and interrupt will occur if INTR EN is enabled. If this bit is disabled, software must poll the interrupt flag of SMCSTAT to know the occurrence of an interrupt. After writing a whole page (or pages when CONT PAGE EN is enabled) to SmartMedia, write finish interrupt will also be generated to notice that the SmartMedia complete the write operation successfully.
2	-	Reserved. Keep these bits to zero.
1	R/W	Redundant page enable. When use SmartMedia with unique ID and want to access redundant page area, set high. This bit cannot be cleared automatically, so in order to read open page area clear this bit and set a reset command to SMCCMD.
0	R/W	Larger than 32MB SmartMedia support enable. When using 64MB or 128MB SmartMedia, set this bit high.

			0x800	5.C014	1										
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
-				WAIT	COUNTE	R		-	BYTE	COUN	ΓER				
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
-	-	-	-	-	-	HIGH COUN	ITER	-	-		-	-	LOW	COUNT	ER
Bits	Туре	F	unction												
31:28	-	R	eserved.	Keep the	ese bits to) zero.									
		re 0 0	egister. 000 = 1 E 001 = 2 E	etween a BCLK wid BCLK wid BCLK wid	lth	tch and i	read data	in read	ID mode	and rea	id status	register i	s determ	ined by t	nis
23	-		eserved	DOLIV											
22:16	R/W	S	hould se	t these bi	ts as 0x7	F to acce	ess full 5'	2 bytes	page at c	one acc	ess comr	nand (re	ad or pro	gram).	
15:10	-	R	eserved												
9:8	R/W	S 0 0 1	martMed 0 = 1 BC 1 = 2 BC 0 = 3 BC	lia to gua LK width LK width LK width	alue of rea rantee co (0 BCLK (1 BCLK (2 BCLK (3 BCLK	rrect tran with safe with safe with safe	nsfer of d ety margin ety margin ety margin	ata. With n enable n enable n enable	Safety N Don't m	/largin e	enable, w				
7:3	-		eserved												
2:0	R/W	S 0	Low pulse width value of read enable and write enable signal. The width must satisfy the AC characteristics of SmartMedia to guarantee correct transfer of data. With Safety Margin enable, width will be decreased by one. 000 = 1 BCLK width (0 BCLK with safety margin enable, Don't make this case) 001 = 2 BCLK width (1 BCLK with safety margin enable) 												

9.8.2.6 SMC Timing Parameter Register (SMCTIME)

		0x8005	5.C01C					
31		30	29	28	27	26	25	24
CD INT	ſR	nSMCE	SMCLE	SMALE	nSMWE	nSMRE	nSMWP	SMR/B
23		22	21	20	19	18	17	16
CURR	ENT CO	MMAND/CARD D	ETECT NOTI	FICATION				
15		14	13	12	11	10	9	8
EXTRA AREA	A	BYTE COUNT						
7		6	5	4	3	2	1	0
INTER	NAL STA	ΤE			CARD DETECT	IRQ	-	BUSY
Bits	Туре	Function						
31	R			hen card inserted or		etect interrupt will b	be generated. In	the interrupt
			•	is bit to identify inter	rupt type.			
30:24	R	Current sta	atus of output	signals.				
23:16	R	Current ac	tive command	. If in card detect inte	errupt, this byte sl	nows 0xCD.		
15	R	Set when e	extra area of a	page is accessed.				
14:8	R	Current ad	dress of a pag	e in word units.				
7:4	R	Shows inte	ernal state mad	chine's state.				
3	R	Caturban	SMC anabla a	ad SMC aard incorto	d It will be zero v	when card removed	4	
	1.	Set when a	Sivic enable a	iu Sivic caru inserte		viicii cala iciiiovee		
2	R	Interrupt fla						
2 1								

9.8.2.7 SMC Status Register (SMCSTAT)

9.8.2.8 SMC first half page ECC Register (SMCECC1)

It contains generated ECC value of 0~255th byte in an page. Especially, it is used to calculate the error position with ECC data stored in SMC in reading operation. 0x8005.C024

23 22 21 20 19 18 17 16 P4 P4' P2 P2' P1 P1' 1 1 15 14 13 12 11 10 9 8 P1024 P1024' P512 P512' P266 P26' P128 P128' 7 6 5 4 3 2 1 0 P64 P64' P32 P32' P16 P16' P8 P8'		0,0000	.0024					
15 14 13 12 11 10 9 8 P1024 P1024' P512 P512' P256' P128' P128' 7 6 5 4 3 2 1 0	23	22	21	20	19	18	17	16
P1024 P1024' P512 P256 P256' P128 P128' 7 6 5 4 3 2 1 0	P4	P4'	P2	P2'	P1	P1'	1	1
7 6 5 4 3 2 1 0	15	14	13	12	11	10	9	8
	P1024	P1024'	P512	P512'	P256	P256'	P128	P128'
P64 P64' P32 P32' P16 P16' P8 P8'	7	6	5	4	3	2	1	0
	P64	P64'	P32	P32'	P16	P16'	P8	P8'

Bits	Туре	Function
31:24	R	Reserved.
23,21,19	R	Bit position vector. It is used to calculate the bit position in the byte having error.
22,20,18	R	Complementary value of Bit position vector.
17	R	Reserved.
16	R	Reserved.
15,13,11,9, 7,5,3,1	R	Byte position vector. It is used to calculated the byte position in the first half page having error.
14,12,10,8, 6,4,2,0	R	Complementary value of Byte position vector.

9.8.2.9 SMC second half page ECC Register (SMCECC2)

It contains generated ECC value of 256~511st byte in an page. Especially, it is used to calculate the error position with ECC data stored in SMC in reading operation. 0x8005.C028

	16
P4 P4' P2 P2' P1 P1' 1 1	1
15 14 13 12 11 10 9 8	8
P1024 P1024' P512 P512' P256 P256' P128 P	P128'
7 6 5 4 3 2 1 0	0
P64 P64' P32 P32' P16 P16' P8 P	P8'

Bits	Туре	Function
31:24	R	Reserved.
23,21,19	R	Bit position vector. It is used to calculate the bit position in the byte having error.
22,20,18	R	Complementary value of Bit position vector.
17	R	Reserved.
16	R	Reserved.
15,13,11,9, 7,5,3,1	R	Byte position vector. It is used to calculated the byte position in the second half page having error.
14,12,10,8, 6,4,2,0	R	Complementary value of Byte position vector.

			5.C02C		•	•			-			•		
15 14	13	12	11	10	9	8	1	6	5	4	3	2	1	0
	-	-	PAGE	SIZE for	WRITE				PAGE	SIZE for	READ			
Bits	Туре		Functior	1										
31:12	-		Reserved	d. Keep ti	hese bits	s to zero).							
11:6	R/W		Multi-pag address. 000000 = 000010 = 011111 100000 =	= no writir = 1 pages = 2 pages = 31 pag	ng. S. S. ges.	. Maxim	num 32 pa	ages can	be writter	n to SMC	with sing	le com	mand ar	ıd start
5:0	R/W			e READ no read 1 pages 2 pages = 31 pag	size bit. ing. 3. 3. ges.	Maximu	um 32 pa	ges can b	e read fr	om SMC	with sing	le com	mand an	d start

9.8.2.10 SMC Multi-page Read/Write Configuration Register (SMCMRW)

9.8.2.11 SMC Multi-page Read/Write Status Register (SMCSTAT)

			0x800	5.C030											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
-	-	-	-	WRITE Page Count READ Page Count											
Bits		Туре		Function											
31:12		-		Reserved	. Keep	these bits	s to zero								
11:6		R/W		Current page count in multi-page writing operation. During a page write operation, it is equal to (current page count -1). After full one page (528byte) writing, it becomes 'current page count'.											
5:0		R/W		Current page count in multi-page reading operation. During a page read operation, it is equal to (current page count -1). After full one page (528byte) reading, it becomes 'current page count'.											

	0x	8005.C034									
7	6	5	4	3	2	1	0				
-	-	-	-		SMC access select	nSMWP	nSMCE				
Bits	Туре	Function	Function								
31:3	-	Reserved	Reserved								
2	W	When this bi	SMC access mode select. When this bit set (=1), EBI interface controls SMC. When this bit unset (=0), SMC controller controls SMC.								
1	W		nSMWP control for SMC control using EBI interface. When bit [2] is used to set nSMWP of SMC.								
0	W	nSMCE control for SMC control using EBI interface. When bit [2] is used to set nSMCE of SMC.									

9.8.2.12 SMC Control Register using EBI interface (SMCEBICON)

9.8.3 SMC access using EBI interface

HMS30C7210 provides 2 methods to access SMC memory. One is the SMC controller and the other is the SMI controller.

SMC access scheme of the SMC controller in HMS30C7210 is different than that of the SMI controller. If an user want to access the SMC like as the SRAM, SMI controller must be used with the register 'SMCEBICON' (address 0x8005.C034).

The figure below shows the scheme in the HMS30C7210 for the SMC access using the EBI interface (ECC is not supported at this method). The following represents the SMC access method using the EBI interface.

- The bit 2 of the register 'SMCEBICON' must be set to '1'.
- The memory address, which enables the nRCS[3], must be used.
- When the 2 least significant bits of the memory address is equal to '01' (RA[1:0]='01'), the signal SMCLE is set.
- When the 2 least significant bits of the memory address is equal to '10' (RA[1:0]='01'), the signal SMALE is set.
- The bit 1 of the reigster 'SMCEBICON' set the signal nSMWP.
- The bit 0 of the reigster 'SMCEBICON' set the signal nSMCE.




Figure 9-26. SMC access using the EBI Interface

9.9 TIMER & PWM

This module is a 16-bit counter clocked by PCLK. The frequency of PCLK is approximately 3.6923MHz when F_{CCLK} is 48MHz and obtained by the formula $F_{PCLK} = F_{CCLK} / 13$, where F_{PCLK} is the frequency of PCLK and F_{CCLK} is the frequency of CCLK. TIMER/PWM is an AMBA slave module that connects to the Advanced Peripheral Bus (APB). For more information about AMBA, please refer to the AMBA Specification (ARM IHI 0001).

The main features of timer module are :

- 8/16-bit up counter
- Auto repeat mode
- Count enable/disable
- Interrupt enable/disable
- 4-timer channel and 4 timer outputs

The main features of PWM modules are :

- 16-bit up counter
- Count enable/disable
- 2-PWM channel and 2 PWM outputs
- Adjustable PWM output period and duty ratio




Figure 9-27. Block Diagram of TIMER/PWM

9.9.1 External Signals

Pin Name*	Туре	Description
PWM [1:0]	0	The outputs of 2 PWM channels
TIMER[3:0]	0	The outputs of 4 TIMER channels

Refer to Figure 2-1. 208 Pin diagram.

9.9.2 Registers

Address	Name	Width	Default	Description
0x8005.D000	TOBASE	16	0xFFFF	Timer0 Base Register
0x8005.D008	TOCOUNT	16	0x0	Timer0 Counter Register
0x8005 D00C	TOSTAT	1	0x0	Timer0 Status Register
0x8005.D010	TOCTRL	8	0x0	Timer0 Control Register
0x8005.D020	T1BASE	16	0xFFFF	Timer1 Base Register
0x8005.D028	T1COUNT	16	0x0	Timer1 Counter Register
0x8005 D02C	T1STAT	1	0x0	Timer1 Status Register
0x8005.D030	T1CTRL	8	0x00	Timer1 Control Register
0x8005.D040	T2BASE	16	0xFFFF	Timer2 Base Register
0x8005.D048	T2COUNT	16	0x0	Timer2 Counter Register
0x8005 D04C	T2STAT	1	0x0	Timer2 Status Register
0x8005.D050	T2CTRL	8	0x0	Timer2 Control Register
0x8005.D060	T3BASE	16	0xFFFF	Timer3 Base Register
0x8005 D068	T3COUNT	16	0x0	Timer3 Counter Register
0x8005 D06C	T3STAT	1	0x0	Timer3 Status Register
0x8005 D070	T3CTRL	8	0x0	Timer3 Control Register
0x8005 D080	TOPCTRL	10	0x0	Top-level Control Register
0x8005.D084	TOPSTAT	4	0x0	Top-level Status Register
0x8005.D0A0	POCOUNT	16	0x0	PWM channel 0 count register
0x8005.D0A4	P0WIDTH	16	0xFFFF	PWM channel 0 width register
0x8005.D0A8	POPERIOD	16	0xFFFF	PWM channel 0 period register
0x8005.D0AC	P0CTRL	8	0x0	PWM channel 0 control register
0x8005.D0C0	P1COUNT	16	0x0	PWM channel 1 count register
0x8005.D0C4	P1WIDTH	16	0xFFFF	PWM channel 1 width register
0x8005.D0C8	P1PERIOD	16	0xFFFF	PWM channel 1 period register
0x8005.D0CC	P1CTRL	8	0x0	PWM channel 1 control register

Table 9-13. Timer Register Summary

15		14	13	12	11	10	9	8	
-		-	-	-	-	-	TIMER3 OUTEN	TIMER2 OUTEN	
7		6	5	4	3	2	1	0	
TIMEF OUTE		TIMER0 OUTEN							
Dite	Turne	Function							
Bits	Туре			hla					
9	R/W	Setting th reaches ⁻ register c 0 = Outpu	annel 3 Output Ena is bit enables the o l'3BASE, the outpu ccurs, the output is ut of timer channel ut of timer channel	utput of timer ch t of timer channe reset to '0'. 3 is blocked. (de	el 3(TIMER[3]) to efault)				
8	R/W		annel 2 Output Ena						
Ū		Setting th reaches ⁻ register c 0 = Outpu	is bit enables the o [2BASE, the output ccurs, the output is ut of timer channel ut of timer channel	utput of timer ch t of timer channe reset to '0'. 2 is blocked. (de	el 2(TIMER[2]) to	0 0 1	••		
7	R/W		annel 1 Output Ena						
		reaches register c 0 = Outpu	is bit enables the c T1BASE, the output ccurs, the output is ut of timer channel ut of timer channel	t of timer channe reset to '0'. 1 is blocked. (de	el 1(TIMER[1]) to				
6	R/W	Setting th reaches ⁻ register c 0 = Outpu	annel 0 Output Ena is bit enables the o r0BASE, the outpu ccurs, the output is ut of timer channel ut of timer channel	utput of timer ch t of timer channe reset to '0'. 0 is blocked. (de	el 0(TIMER[0]) to				
5	R/W	Timer cha All counte Timer 3. 0 = T3CC	annel 3 Clock sourd ers in timer channe (For details, see op DUNT is clocked by DUNT is clocked wh	eration section) PCLK. (default)	in PCLK domai		nel 3 Select the clo	ock source of	
4	R/W	Power do Activates 0 = Indica	wn mode (Active k TIMER/PWM mod ates power down m ly PCLK to TIMER/	ow) ule by supplying ode and clock s	PCLK. ignal(PCLK) is a	lways '0'. (default)		
3	R/W	Timer cha Setting th 0 = No in	annel 3 interrupt Er is bit enables gene terrupt is requested	able ration of interru I from timer cha	pt signal from tim	ner channel 3.			
3		1 = Interr	upi is generaled w						
2	R/W	Timer cha Setting th 0 = No in	annel 2 Interrupt Er is bit enables gene terrupt is requested upt is generated wi	ration of interru I from timer cha	nnel 2. (default)				
	R/W R/W	Timer cha Setting th 0 = No in 1 = Interr Timer cha Setting th 0 = No in	annel 2 Interrupt Er is bit enables gene terrupt is requested	ration of interrup I from timer char nen <u>T2COUNT r</u> nable Pration of interrup I from timer char	nnel 2. (default) eaches T2BASE ot signal from tim nnel 1. (default)	ner channel 1.			

0 = No interrupt is requested from timer channel 0. (default)	
1 = Interrupt is generated when T0COUNT reaches T0BASE.	

9.9.2.2 Timer Status Register (TOPSTAT)

0x8005.D084

J0J.D004			_					
7		6	5	4	3	2	1	0
-		-	-	-	TIMER3 MATCH	TIMER2 MATCH	TIMER1 MATCH	TIMER0 MATCH
Bits	Туре	Function						
7:4	-	Reserved						
3	R	This bit ref	lect the stat	us of ST bit in T3STA	AT			
		0 = MATCI	H bit in T3S	TAT is cleared.				
		1 = MATCI	H bit In T3S	TAT is set.				
2	R	This bit ref	lect the stat	us of ST bit in T2STA	AT			
		0 = MATCI	H bit in T2S	TAT is cleared.				
		1 = MATCI	H bit In T2S	TAT is set.				
1	R	This bit ref	lect the stat	us of ST bit in T1STA	AT			
		0 = MATCI	H bit in T1S	TAT is cleared.				
		1 = MATCI	H bit In T1S	TAT is set.				
0	R	This bit ref	lect the stat	us of ST bit in T0STA	AT			
		0 = MATCI	H bit in TOS	TAT is cleared.				
		1 = MATCI	H bit In T0S	TAT is set.				

9.9.2.3 *Timer* [0,1,2,3] *Base Register* (*T*[0,1,2,3]*BASE*)

15		3 12	11	10	9	8	1	6	5	4	3	2		
T[0,1,2	2,3]BASE [1	5:0]												
Bits	Туре	Function												
15:0	R/W	Timer 0 (1	ïmer 1, Ti	mer 2, Ti	mer3) E	Base Reg	ister							
		This regis	ter is used	d to limit f	he upp	er bounda	ary of Tn	COUNT	(n = 0,1,2	2,3). Whe	en TnCO	UNT rea	ches Tr	BASE
		ThCOUNT	l is cleare	d and aa	ch time	r channel	may der	nerate a	n interrup	ot. And a	lso the ou	utput of e	ach tim	er
				u anu ca										
.9.2.4	t Tin	channel m	ay toggle	. The init	ial value	e of TnBA	SE is 0x	FFFF.	OUNT))		·		
		channel m ner [0,1,2	2,3] Ca	. The init	ial value Pegist	e of TnBA	SE is 0x	FFFF.) UNT))				
	0x8005.D0	channel m	2,3] Ca	. The init	ial value Pegist	e of TnBA	SE is 0x	FFFF.	OUNT)	4	3	2	1	
5.D008 / 15	0x8005.D0 14 1	channel m ner [0,1,2 28 / 0x8005.E 3 12	2,3] Ca	. The init Dunt R 3005 D06	ial value Cegist 8	e of TnBA	SE is 0x	FFFF. 3]CO		4		2	1	
5.D008 / 15	0x8005.D0	channel m ner [0,1,2 28 / 0x8005.E 3 12	2,3] Ca	. The init Dunt R 3005 D06	ial value Cegist 8	e of TnBA	SE is 0x	FFFF. 3]CO		4		2	1	
5.D008 / 15	0x8005.D0 14 1	channel m ner [0,1,2 28 / 0x8005.E 3 12	2,3] Ca	. The init Dunt R 3005 D06	ial value Cegist 8	e of TnBA	SE is 0x	FFFF. 3]CO		4		2	1	

9.9.2.5 Timer [0,1,2,3] Control Register (T[0,1,2,3]CTRL)

0x8005.D010 / 0x8005.D030 / 0x8005.D050 / 0x8005 D070

7	(5 5	4	3	2	1	0
PRES	CALER			BYTE MODE	SOFT RESET	REPEAT MODE	COUNT ENABLE
Bits	Туре	Function					
7:4	R/W		orescaler locked by (PRESCALER K represents normally Po Clock source	, , , , ,	. ,	equals T2BASE.	
		0000 0001 0010 0011	CLK (default) CLK/2 CLK/3 CLK/4				
		 1110 1111	 CLK/15 CLK/16				
3	R/W	0 = TnCOUNT	is set, each TnCOUNT o operates as normal 16-b operates as 8-bit counte	it counter. (default)			T is 0xFF.
2	R/W	Software reset This bit resets this bit after iss 0 = Normal ope		t of each timer chan nand.			ser should clear
1	R/W	When this bit is TnCOUNT incr 0 = TnCOUNT	s set, TnCOUNT repeats ements → reaches TnB/ stops counting when TnC increments repeatedly w	the following actions ASE \rightarrow clears \rightarrow inc COUNT reaches ThE	crements → BASE. (default)		
0	R/W	Counter enable Setting this bit	enables TnCOUNT to inc PEATMODE is '0'. tting. (default)				nCOUNT reaches

9.9.2.6 *Timer* [0,1,2,3] *Status Register* (*T*[0,1,2,3]*STAT*)

0x8005.D00C / 0x8005.D02C / 0x8005.D04C / 0x8005 D06C

7		6	5	4	3	2	1	0
-		-	-	-	-	-	-	MATCH
Bits	Туре	Function						
7:1	-	Reserved						
0	R	interrupt ree 0 = TnSTAT	is set when quest when i	nterrupt is pendii r TnCOUNT not	ng.		InSTAT clears MA	TCH bit and disables

9.9.2.7 *PWM Channel* [0,1] *Count Register* (*P*[0,1]*COUNT*)

P[0,1]PERIOD

	/ 0x8005.D0				•	•	-	•	-		-			
15	14 1	3 12	11	10	9	8	7	6	5	4	3	2	1	0
P[0,1]	COUNT													
Bits	Туре	Function												
15:0	R	PWM 0 (PV	VM 1) up	o counter	ŕ									
		The clock s				,				.(n = 0,1).			
		PnCOUNT	is not loa	adable. 7	The initia	l value of	PnCOUN	IT is 0x0	000.					
9.9.2.8		M Chann	iel [0,	1] Wi	dth R	egister	·(P[0,	1]WI	DIH,)				
	/ 0x8005.D0	• •		40	•	•	-	•	-		•	•		•
15	14 1	3 12	11	10	9	8	7	6	5	4	3	2	1	0
P[0,1]	NIDTH													
P[0,1]		Function												
	MIDTH Type R/W	Function PWM 0 (PV	VM 1) wi	idth regis	ster									
Bits	Туре		PUTÍNV	•		is '0', the [.]	value wri	tten in th	iis regist	er repre	sents the	e duratio	n of PW	M output's
Bits	Туре	PWM 0 (PV When OUT	PUTÍNV	'ERT in F	PnCTRL				•					
Bits	Туре	PWM 0 (PV When OUT HIGH level	PUTÍNV PUTINV	'ERT in F	PnCTRL				•					
Bits	Туре	PWM 0 (PV When OUT HIGH level When OUT	PUTÍNV PUTINV	'ERT in F	PnCTRL				•					
Bits 15:0	Type R/W	PWM 0 (PV When OUT HIGH level When OUT LOW level.	PUTÍNV PUTINV	'ERT in F	PnCTRL	is '1', the '	value wri	tten in th	iis regist	er repre				
Bits	Type R/W	PWM 0 (PV When OUT HIGH level When OUT	PUTÍNV PUTINV	'ERT in F	PnCTRL	is '1', the '	value wri	tten in th	iis regist	er repre				
Bits 15:0	Type R/W	PWM 0 (P\ When OUT HIGH level When OUT LOW level.	PUTÍNV PUTINV	'ERT in F	PnCTRL	is '1', the '	value wri	tten in th	iis regist	er repre				
Bits 15:0	Type R/W	PWM 0 (P\ When OUT HIGH level When OUT LOW level.	PUTÍNV PUTINV	'ERT in F	PnCTRL	is '1', the '	value wri	tten in th	iis regist	er repre				•

Bits	Туре	Function
15:0	R/W	PWM 0 (PWM 1) period register This register is used to define 1 period of PWM output. When PnCOUNT reaches PnPERIOD, the counter resets to 0x0000 and starts counting again.

7		6 5	4	3	2	1	0
PRES	CALER			OUTPUT INVERT	OUTPUT ENABLE	SOFT RESET	PWM ENABLE
Bits	Туре	Function					
7:4	R/W	Counter clock pres	scaler				
		PnCOUNT is clock	ked by (PRESCALER + 1))th PCLK(n = 0,1).			
		PRESCALER	Clock source				
		0000	PCLK (default)				
		0001	PCLK/2				
		0010	PCLK/3				
		0011	PCLK/4				
		1110	PCLK/15				
		1111	PCLK/16				
3	R/W	PWM output wave					
		Normally the DW/					
		,	I output is LOW when Pn				
		PnPERIOD. Settin	ig this bit makes the polar	ity of PWM output	to be inverted. If	this bit is set, the	
		PnPERIOD. Settin HIGH when PnCO	g this bit makes the polar UNT reaches PnWIDTH a	ity of PWM output and LOW when Pr	to be inverted. If nCOUNT reaches	this bit is set, the PnPERIOD.	
		PnPERIOD. Settin HIGH when PnCO The initial value of	g this bit makes the polar UNT reaches PnWIDTH a PWM output is HIGH reg	ity of PWM output and LOW when Pr	to be inverted. If nCOUNT reaches	this bit is set, the PnPERIOD.	
		PnPERIOD. Settin HIGH when PnCO The initial value of 0 = PWM output is	g this bit makes the polar UNT reaches PnWIDTH a PWM output is HIGH reg not inverted. (default)	ity of PWM output and LOW when Pr	to be inverted. If nCOUNT reaches	this bit is set, the PnPERIOD.	
		PnPERIOD. Settin HIGH when PnCO The initial value of 0 = PWM output is 1 = PWM output is	g this bit makes the polar UNT reaches PnWIDTH a PWM output is HIGH reg s not inverted. (default) i inverted.	ity of PWM output and LOW when Pr	to be inverted. If nCOUNT reaches	this bit is set, the PnPERIOD.	
2	R/W	PnPERIOD. Settin HIGH when PnCO The initial value of 0 = PWM output is 1 = PWM output is PWM output enab	g this bit makes the polar UNT reaches PnWIDTH a PWM output is HIGH reg not inverted. (default) inverted. le	ity of PWM output and LOW when Pr lardless of OUTPL	to be inverted. If nCOUNT reaches JTINVERT in PnC	this bit is set, the PnPERIOD. TRL.	e PWM output
2	R/W	PnPERIOD. Settin HIGH when PnCO The initial value of 0 = PWM output is 1 = PWM output is PWM output enab Setting this bit ena	g this bit makes the polar UNT reaches PnWIDTH a PWM output is HIGH reg not inverted. (default) inverted. le lebles the output of each P	ity of PWM output and LOW when Pr lardless of OUTPL	to be inverted. If nCOUNT reaches JTINVERT in PnC	this bit is set, the PnPERIOD. TRL.	e PWM output
2	R/W	PnPERIOD. Settin HIGH when PnCO The initial value of 0 = PWM output is 1 = PWM output is PWM output enab Setting this bit ena reset or SOFTRES	g this bit makes the polar UNT reaches PnWIDTH a PWM output is HIGH reg not inverted. (default) inverted. le lebles the output of each P SET in PnCTRL register o	ity of PWM output and LOW when Pr ardless of OUTPL WM channel to pr ccurs, the output i	to be inverted. If nCOUNT reaches JTINVERT in PnC	this bit is set, the PnPERIOD. TRL.	e PWM output
2	R/W	PnPERIOD. Settin HIGH when PnCO The initial value of 0 = PWM output is 1 = PWM output is PWM output enab Setting this bit ena reset or SOFTRES 0 = Output propag	g this bit makes the polar UNT reaches PnWIDTH a PWM output is HIGH reg not inverted. (default) inverted. le lebles the output of each P SET in PnCTRL register o ation is disabled. (default	ity of PWM output and LOW when Pr ardless of OUTPL WM channel to pr ccurs, the output i	to be inverted. If nCOUNT reaches JTINVERT in PnC	this bit is set, the PnPERIOD. TRL.	e PWM output
		PnPERIOD. Settin HIGH when PnCO The initial value of 0 = PWM output is 1 = PWM output is PWM output enab Setting this bit ena reset or SOFTRES 0 = Output propag 1 = Output propag	g this bit makes the polar UNT reaches PnWIDTH a PWM output is HIGH reg not inverted. (default) inverted. le bles the output of each P SET in PnCTRL register o ation is disabled. (default ation is enabled.	ity of PWM output and LOW when Pr ardless of OUTPL WM channel to pr ccurs, the output i	to be inverted. If nCOUNT reaches JTINVERT in PnC	this bit is set, the PnPERIOD. TRL.	e PWM output
2	R/W	PnPERIOD. Settin HIGH when PnCO The initial value of 0 = PWM output is 1 = PWM output is PWM output enab Setting this bit ena reset or SOFTRES 0 = Output propag 1 = Output propag Software reset cor	g this bit makes the polar UNT reaches PnWIDTH a PWM output is HIGH reg not inverted. (default) inverted. le bles the output of each P SET in PnCTRL register o ation is disabled. (default ation is enabled. mmand	ity of PWM output and LOW when Pr ardless of OUTPL WM channel to pr ccurs, the output i)	to be inverted. If nCOUNT reaches JTINVERT in PnC opagate through p s reset to '0'.	this bit is set, the PnPERIOD. TRL. Din PWM[0] or P	e PWM output
		PnPERIOD. Settin HIGH when PnCO The initial value of 0 = PWM output is 1 = PWM output is PWM output enab Setting this bit ena reset or SOFTRES 0 = Output propag 1 = Output propag Software reset cor This bit resets PnO	g this bit makes the polar UNT reaches PnWIDTH a PWM output is HIGH reg not inverted. (default) is inverted. le bles the output of each P SET in PnCTRL register o ation is disabled. (default ation is enabled. mmand COUNT and the output of	ity of PWM output and LOW when Pr ardless of OUTPL WM channel to pr ccurs, the output i) each PWM chann	to be inverted. If nCOUNT reaches JTINVERT in PnC opagate through p s reset to '0'.	this bit is set, the PnPERIOD. TRL. Din PWM[0] or P	e PWM output
		PnPERIOD. Settin HIGH when PnCO The initial value of 0 = PWM output is 1 = PWM output is PWM output enab Setting this bit ena reset or SOFTRES 0 = Output propag 1 = Output propag Software reset cor This bit resets PnO this bit after issuin	g this bit makes the polar UNT reaches PnWIDTH a PWM output is HIGH reg not inverted. (default) is inverted. le bibles the output of each P SET in PnCTRL register o ation is disabled. (default ation is enabled. mmand COUNT and the output of g SOFTRESET command	ity of PWM output and LOW when Pr ardless of OUTPL WM channel to pr ccurs, the output i) each PWM chann	to be inverted. If nCOUNT reaches JTINVERT in PnC opagate through p s reset to '0'.	this bit is set, the PnPERIOD. TRL. Din PWM[0] or P	e PWM output
		PnPERIOD. Settin HIGH when PnCO The initial value of 0 = PWM output is 1 = PWM output is PWM output enab Setting this bit ena reset or SOFTRES 0 = Output propag 1 = Output propag Software reset cor This bit resets PnO this bit resets PnO this bit after issuin 0 = Normal operat	g this bit makes the polar UNT reaches PnWIDTH a PWM output is HIGH reg not inverted. (default) is inverted. le bles the output of each P SET in PnCTRL register o ation is disabled. (default ation is enabled. mmand COUNT and the output of g SOFTRESET command ion. (default)	ity of PWM output and LOW when Pr ardless of OUTPL WM channel to pr ccurs, the output i) each PWM chann d.	to be inverted. If nCOUNT reaches JTINVERT in PnC opagate through p s reset to '0'.	this bit is set, the PnPERIOD. TRL. Din PWM[0] or P	e PWM output
1	R/W	PnPERIOD. Settin HIGH when PnCO The initial value of 0 = PWM output is 1 = PWM output is PWM output enab Setting this bit ena reset or SOFTRES 0 = Output propag 1 = Output propag Software reset cor This bit resets PnO this bit after issuin 0 = Normal operat 1 = Resets PnCO	g this bit makes the polar UNT reaches PnWIDTH a PWM output is HIGH reg not inverted. (default) is inverted. le bibles the output of each P SET in PnCTRL register o ation is disabled. (default ation is enabled. mmand COUNT and the output of g SOFTRESET command	ity of PWM output and LOW when Pr ardless of OUTPL WM channel to pr ccurs, the output i) each PWM chann d.	to be inverted. If nCOUNT reaches JTINVERT in PnC opagate through p s reset to '0'.	this bit is set, the PnPERIOD. TRL. Din PWM[0] or P	e PWM output
		PnPERIOD. Settin HIGH when PnCO The initial value of 0 = PWM output is 1 = PWM output is PWM output enab Setting this bit ena reset or SOFTRES 0 = Output propag 1 = Output propag Software reset cor This bit resets PnO this bit after issuin 0 = Normal operat 1 = Resets PnCO Counter enable.	g this bit makes the polar UNT reaches PnWIDTH a PWM output is HIGH reg not inverted. (default) is inverted. le bibles the output of each P SET in PnCTRL register o ation is disabled. (default ation is enabled. mmand COUNT and the output of g SOFTRESET command ion. (default) JNT and output of PWM o	ity of PWM output and LOW when Pr ardless of OUTPL WM channel to pr ccurs, the output i) each PWM chann d. channel.	to be inverted. If nCOUNT reaches JTINVERT in PnC opagate through p s reset to '0'.	this bit is set, the PnPERIOD. TRL. Din PWM[0] or P	e PWM output
1	R/W	PnPERIOD. Settin HIGH when PnCO The initial value of 0 = PWM output is 1 = PWM output is PWM output enab Setting this bit ena reset or SOFTRES 0 = Output propag 1 = Output propag Software reset cor This bit resets PnO this bit after issuin 0 = Normal operat 1 = Resets PnCO Counter enable.	g this bit makes the polar UNT reaches PnWIDTH a PWM output is HIGH reg not inverted. (default) is inverted. le bles the output of each P SET in PnCTRL register o ation is disabled. (default ation is enabled. COUNT and the output of g SOFTRESET command ion. (default) JNT and output of PWM o bles PnCOUNT to increm	ity of PWM output and LOW when Pr ardless of OUTPL WM channel to pr ccurs, the output i) each PWM chann d. channel.	to be inverted. If nCOUNT reaches JTINVERT in PnC opagate through p s reset to '0'.	this bit is set, the PnPERIOD. TRL. Din PWM[0] or P	e PWM output

9.9.2.10 PWM Channel [0,1] Control Register (P[0,1]CTRL)

9.9.3 Operation

9.9.3.1 Timer Counter Clock Sources

The counter of each timer channel is clocked by the peripheral clock PCLK. The clock source is selected by the clock select logic which is controlled by the PRESCALER bits in TnCTRL.

The counter can be clocked directly by the PCLK by setting the PRESCALER "0000". This provides the fastest operation, with a maximum clock frequency equal to the PCLK frequency(F_{PCLK}). Alternatively, one of 15 taps from the prescaler can be used as a clock source. The prescaled clock has a frequency of either F_{PCLK} /2, F_{PCLK} /3, F_{PCLK} /4, ..., F_{PCLK} /14, or F_{PCLK} /16.

The prescaler operates when PRESCALER in TnCTRL is non-zero value, and each counter logic has it's own clock select logic. The counter starts to counting upward after COUNTENABLE in TnCTRL is set.




Figure 9-28. Clock select logic

9.9.3.2 Repeat and non-repeat mode of timer channel

There are two operation modes in each counter module which are non-repeat mode and repeat mode.

In non-repeat mode, the counter stops when TnCOUNT reaches TnBASE and an interrupt can be triggered if TIMERnINTEN bit is set. Also, the output of timer channel is toggled.

In repeat mode, the counter is free-running until COUNTENABLE is cleared. Whenever TnCOUNT reaches TnBASE, timer channel's output toggles and an interrupt can be triggered. At the moment TnCOUNT equals to TnBASE, the counter is cleared and starts counting from initial value(0x0000) while COUNTENABLE is high.

To operate timer in non-repeat mode, follow the steps below :

Non-repeat mode

- Activate clock source by setting nPOWERDOWN '1' and determine whether to propagate the output of timer channel or not. Also determine whether interrupt is enabled or not. (TOPCTRL)
- Set the target value. (TnBASE)
- Select clock frequency and non-repeat mode. (TnCTRL)
- Start counting. (TnCTRL)

Through out this chapter, the following symbols are used.

PCLK : peripheral clock PCLK (CCLK/13) CountClk : clock source of counter which is PCLK or It's prescaled clock. TIMERnOut : output of each timer channel that can be propagated through TIMER[n]. TIMERnInterrupt : interrupt source of each timer channel

The following figure is an example of non-repeat mode operation.

In this figure, see that CountClk is stopped when TnCOUNT equals to TnBASE and the LSB of TnCTRL is cleared. These are the characteristics of non-repeat mode operation of timer. The output of timer channel changes and interrupt can be triggered when TnCOUNT equals to TnBASE.




Figure 9-29. Non-repeat mode operation

To operate timer in repeat mode, follow the steps below :

Repeat mode

- Activate clock source by setting nPOWERDOWN '1' and determine whether to propagate the output of timer channel or not. Also determine whether interrupt is enabled or not. (TOPCTRL)
- Set the target value. (TnBASE)
- Select clock frequency and repeat mode. (TnCTRL)
- Start counting. (TnCTRL)

The following figure is an example of repeat mode operation.




Figure 9-30. Repeat mode operation

As it can be seen in the above figure, CountClk is not stopped while COUNTENABLE is high. And TIMERnOut changes it's value at the moment TnCOUNT equals to TnBASE.

9.9.3.3 8-bit timer operation

Normally TnCOUNT is 16-bit up counter. And if TnBASE is at it's reset value, TnCOUNT increments up to 0xFFFF and then overflows(overflow interrupt is not supported). But TnCOUNT can also used as 8-bit counter by setting BYTEMODE

To operate timer in repeatmode, follow the steps below :

Byte mode

- Activate clock source by setting nPOWERDOWN '1' and determine whether to propagate the output of timer channel or not. Also determine whether interrupt is enabled or not. (TOPCTRL)
- Set the target value. (TnBASE)
- Select clock frequency and determiner repeat or non-repeat mode. (TnCTRL)
- Select byte mode and start counting. (TnCTRL)

The following figure is an example of byte counter in non-repeat mode operation. Note that the timing and operation is the same as normal 16-bit counter in non-repeat mode when TnBASE is less than or equal to "0xFF".




Figure 9-31. Byte counter operation in non-repeat mode

The following figure is an example of byte counter in repeat mode operation.

Note that TnBASE is out of the range of 8-bit counter, so TnCOUNT never reaches TnBASE therefore no interrupt is triggered and output of timer maintain previous value.

Except that it is the same as normal 16-bit counter in repeat mode operation.




Figure 9-32. Byte counter operation in repeat mode

9.9.3.4 Timer channel 3 clock source change

Counters of all timer channel are clocked by PCLK or it's prescaled clock. But counter of timer channel 3 has additional clock source.

When TIMER3CLKSEL in TOPCTRL is set, T3COUNT is clocked when T2COUNT equals to T2BASE(T2MATCH event). Even if T3COUNT is clocked by T2MATCH event, the prescaler of timer channel 3 works.

In the following figure, the PRESCALER value of timer channel 3 is '0', so at each T2MATCH event T3COUNT is clocked.




Figure 9-33. Clock source of T3COUNT is T2MATCH event

9.9.3.5 Timer soft reset

When SOFTRESET in TnCTRL is set, counter and output of timer channel n is cleared.

Note that SOFTRESET bit is not auto-cleared, so TnCTRL must be re-written to start counting again. SOFTRESET is an asynchronous reset input to counter module, so while SOFTRESET is HIGH, the counter and output are in their reset state.




Figure 9-34. Software issued reset command

9.9.3.6 *Timer output and interrupt generation*

There is only one interrupt condition in each timer channel and it's match event of $\ensuremath{\mathsf{TnCOUNT}}$.

As seen below, TnCOUNT increments after COUNTENABLE is set. When TnCOUNT reaches TnBASE (match condition), the counter is cleared and timer output is toggled, and if interrupt generation is enabled by TIMERnINTEN timer interrupt is also requested. If timer operates in repeat mode, the counter continues to increment from 0x0000. If match condition occurs, the MATCH bit in TnSTAT is set.

The following figure is an example of counter in repeat mode operation.





Figure 9-35. Output and interrupt generation in repeat mode



The following figure is an example of counter in non-repeat mode operation. All is the same as above but when match condition occurs the counter stops.

Figure 9-36. Output and interrupt generation in non-repeat mode

9.9.3.7 PWM Counter Clock Sources

The counter of each PWM channel is clocked by the peripheral clock PCLK. The clock source is selected by the clock select logic which is controlled by the PRESCALER bits in PnCTRL.

The PWM counter can be clocked directly by the PCLK by setting the PRESCALER "0000". This provides the fastest operation, with a maximum clock frequency equal to the PCLK frequency(F_{PCLK}). Alternatively, one of 15 taps from the prescaler can be used as a clock source. The prescaled clock has a frequency of either F_{PCLK} /2, F_{PCLK} /3, F_{PCLK} /4, ..., F_{PCLK} /14, or F_{PCLK} /16.

The prescaler operates when PRESCALER in PnCTRL is non-zero value, and each counter logic has it's own clock select logic.

The counter starts to counting upward after PWMENABLE in PnCTRL is set.




Figure 9-37. Clock select logic

- Activate clock source by setting nPOWERDOWN '1'. (TOPCTRL)
- Set the PWM period and duration. (PnPERIOD, PnWIDTH)
- Determine whether to propagate the output of PWM channel or not. (PnCTRL)
- Select clock frequency and start counting. (PnCTRL)

9.9.3.8 *PWM output generation*

PWM output's duty and period is controlled by the registers PnWIDTH and PnPERIOD.

When OUTPUTINVERT is '0':

PWM output goes LOW when PnCOUNT reaches PnWIDTH and continues to increment. When PnCOUNT reaches PnPERIOD, PWM output goes HIGH and PnCOUNT is cleared. This is repeated until PWMENABLE is high. In this setting PnWIDTH is the duration of HIGH level of PWM output. The following figure shows the example of PWM waveform when OUTPUTINVERT is '0'. At reset, PWMOut is HIGH.




Figure 9-38. Timing diagram of PWM channel when OUTPUTINVERT = 0

When OUTPUTINVERT is '1':

PWM output goes HIGH when PnCOUNT reaches PnWIDTH and continues to increment. When PnCOUNT reaches PnPERIOD, PWM output goes LOW and PnCOUNT is cleared. This is repeated until PWMENABLE is high. In this setting PnWIDTH is the duration of LOW level of PWM output. The following figure shows the example of PWM waveform when OUTPUTINVERT is '1'.




Figure 9-39. Timing diagram of PWM channel when OUTPUTINVERT = 1

9.9.3.9 *PWM duty control*

When OUTPUTINVERT is '0' :

In this setting PnWIDTH is the duration of HIGH level of PWM output. Below 2 figures show the waveform of PWM output for 30% and 80% duty ratio when OUTPUTINVERT is '0'.




Figure 9-40. PWM waveform when OUTPUTINVET = 0, duty = 30%




Figure 9-41. PWM waveform when OUTPUTINVET = 0, duty = 80%

The frequency of PWM output is calculated by the equation $F_{PWM} = F_{CountClk} / PnPERIOD$ where $F_{CountClk}$ is the frequency of clock source of PWM counter. Hence the value of PnPERIOD affects the period of PWM output.

If the value PnPERIOD is fixed, changing the value of PnWIDTH extends or shrinks the length of HIGH level of PWM output with period fixed. Hence the value of

PnWIDTH affects the duty ratio of PWM output. If PnWIDTH is greater than PnPERIOD, the PWM output is always HIGH. 50% duty ratio is achieved by setting PnWIDTH half of PnPERIOD. At reset, PWMOut is HIGH.

When OUTPUTINVERT is '1':

In this setting PnWIDTH is the duration of LOW level of PWM output. Below 2 figures show the waveform of PWM output for 30% and 80% duty ratio when OUTPUTINVERT is '1'.




Figure 9-42. PWM waveform when OUTPUTINVET = 1, duty = 30%




Figure 9-43. PWM waveform when OUTPUTINVET = 1, duty = 80%

Note that the initial value of PWMOut is HIGH, so the 1st period of PWM output is always HIGH when OUTPUTINVERT is '1'.

9.9.3.10 Timer soft reset

Like timer module, when SOFTRESET in PnCTRL is set, counter and output of PWM channel n is cleared.

Note that SOFTRESET bit is not auto-cleared, so PnCTRL must be re-written to start counting again. SOFTRESET is an asynchronous reset input to counter module, so while SOFTRESET is HIGH, the counter and output are in their reset state.




Figure 9-44. Software issued reset command

9.10 Watchdog Timer

The watchdog timer (WDT) has an one-channel for monitoring system operation. If a system becomes uncontrolled and the timer counter overflows without being rewritten correctly by the CPU, a reset signal is output to PMU. When this watchdog function is not needed, the WDT can be used as an interval timer. In the interval timer operation, an interval timer interrupt is generated at each counter overflow.

FEATURES

- Watchdog timer mode and interval timer mode
- Interrupt signal INTWDT to interrupt controller in the watchdog timer mode & interval timer mode
- Output signal MNRESET to PMU (Power Management Unit)
- Eight counter clock sources
- Selection whether to reset the chip internally or not
- Reset signal type: manual reset
- Clock source is 32.768KHz




Figure 9-4 WDT block diagram

9.10.1 Registers

Address	Name	Width	Default	Description
0x8005.E000	WDTCTRL	8	0x0	Timer/Reset Control
0x8005.E004	WDTSTAT	2	0x0	Reset Status
0x8005.E008	WDTCNT	8	0x0	Timer Counter

Table 9-14. Watchdog Timer Register Summary

9.10.1.1 WDT Control Register (WDTCTRL)

7		6	5	4	3	2	1		0
INTEN		MODESEL	TMEN	MNRSTE	EN [4:3]	CLK	SEL [2:0]		
Bits	Туре	Function							
7	R/W				atches to 256	decimal value, a	n interrupt signa	al is generate	d.
6	R/W	Timer mod Select whe 0 = interva	e select	WDT as a wa	tchdog timer c	or interval timer.			
5	R/W			user can load	l data in WDT(CNT register.			
4:3	R/W	Select whe 00 = disab		·	lly or not if the	TCNT overflows	in the watchdo	g timer mode	
2:0	R/W	Clock sele The WDT I dividing the	ct nas a clock gen e clock source.	erator which p The clock Sou	urce is 32.768			k signals are	obtained
		CLKSEL 000 001 010 011 100 101	2 2 8 32 64 256 512	1 4 1 5 1	Divided clock 6384 Hz 096 Hz 024 Hz 12 Hz 28 Hz 4 Hz	Max. overflow i 15.6 ms 62.5 ms 0.25 s 0.5 s 2 s 4 s	nterval		
		110	2048	1	6 Hz	16 s			

9.10.1.2 WDT Status Register (WDTSTAT)

0x8005.E004

7		6	5	4	3	2	1	0	
-		-	-	-	-	-	ITOVF	WTOVF	
Bits	Туре	Funct	ion						
7:2	-	Reser	ved						
1	R	This b This b 0: Inte	Interval timer interrupt flag This bit will be set to '1' when WDTCNT has overflowed in the interval timer mode. This bit is reset to '0' whenever the CPU reads the contents of this Register. 0: Interrupt was not generated or was cleared. 1: Interrupt was generated.						
0	R	This b This b 0: Inte	Watchdog timer interrupt flag This bit will be set to '1' when WDTCNT has overflowed in the watchdog timer mode. This bit is reset to '0' whenever the CPU reads the contents of this Register. 0: Interrupt was not generated or was cleared. 1: Interrupt was generated.						

9.10.1.3 WDT Counter (WDTCNT)

0x8005.E008

5.⊑006 7		6	5	4	3	2	1	0
WDTC	NT							
Bits	Туре	Function						
7:0	R	When the	value of the V	e timer is enabled, VDTCNT changes modes. The WDT	s from 0xFF-0x00	(overflows), a v	vatchdog timer o	

9.10.2 Watchdog Timer Operation

9.10.2.1 The Watchdog Timer Mode

To use the WDT as a watchdog timer, set the MODESEL and TMEN bits of the WDTCTRL register to '1'. Software must prevent WDTCNT overflow by rewriting the WDTCNT value (normally by writing 0x00) before overflow occurs. If the WDTCNT fails to be rewritten and overflow due to a system crash or the like, INTWDT signal and MNRST signal are output. The INTWDT signal is not output if the INTEN bit of WDTCTRL register is disabled (INTEN = 0). The MNRSTEN bits of WDTCTRL register should be set to '11' for MNRST output.




Figure 9-5 WDT Operation in the Watchdog Timer mode

NOTE : If you want to write any wished value in the WDTCNT, you must set to '0' the TMEN bit of the WDTCTRL register all the time.

9.10.2.2 The Interval Timer Mode

To use the WDT as an interval timer, clear MODESEL in WDTCTRL register to '0' and set TMEN to '1'. A interval timer interrupt (INTWDT) is generated each time the timer counter overflows. This function can be used to generate interval timer interrupts at regular intervals. The MNRSTEN bits of WDTCTRL register should be set to '00'.




Figure 9-6 WDT Operation in the Interval Timer mode

9.10.2.3 Timing of setting the overflow flag

In the interval timer mode when the WDTCNT overflows, the ITOVF flag is set to 1 and an watchdog timer interrupt (INTWDT) is requested. In the watchdog timer mode when the WDTCNT overflows, the WTOVF bit of the WDTSTAT is set to 1 and a WDTOUT signal is output. When RSTEN bit is set to 1, WDTCNT overflow enables an internal reset signal to be generated for the entire chip.

9.10.2.4 Timing of clearing the overflow flag

When the WDT Status Register (WDTSTAT) is read, the overflow flag is cleared.

9.10.2.5 Examples of Register setting




Figure 9-7 Interrupt clear in the interval timer mode

Watchdog Timer Mode with Internal Reset Disable (WDTCNT = 0x00 (normally) WDTCTRL = 0xE0)





Figure 9-8 Interrupt Clear in the watchdog timer mode with MNRST disable



Watchdog Timer Mode with Manual Reset (WDTCNT = 0x00 WDTCTRL = 0xF8)

Figure 9-9 System reset generate in the watchdog timer mode with MSRST enable

9.10.2.6 WDT Setup Flow

Watchdog timer flow

- Set low to the TMEN bit in WDTCTRL register
- Load the wished data in WDTCNT reigster (default is 8'b00)
- Select the CLKSEL, INTEN bits in WDTCTRL register
- Set high to the MODESEL bit in WDTCTRL register
- Set '11' to the MNRSTEN bits in WDTCTRL register
- Set high to the TMEN bit in WDTCTRL register

Interval timer flow

- Set low to the TMEN bit in WDTCTRL register
- Load the wished data in WDTCNT reigster (default is 8'b00)
- Select the CLKSEL, INTEN bits in WDTCTRL register
- Set low to the MODESEL bit in WDTCTRL register
- Set '00' to the MNRSTEN bits in WDTCTRL register
- Set high to the TMEN bit in WDTCTRL register

9.11 RTC

The RTC works with an external 32768Hz crystal oscillator. It comprises secondcounter to year-counter clock and calendar circuits that feature automatic leap-year adjustment up to year 2099, alarm and tick-timer interrupt functions. Also it can be operated by the backup battery while the system power down.

The RTC has two event outputs, one which is synchronized to PCLK, RTCIRQ, and the second, PWKUP synchronized to the 32768Hz clock. RTCIRQ is connected to the system interrupt controller, and PWKUP is used by the PMU to provide a system alarm Wake up.

FEATURES

- RTC count second, minute, hour, day, day of week, month and year with leapyear compensation valid up to 2099
- Alarm interrupt or wake-up signal from power-down mode
- Tick timer interrupt
- Independent power pin
- Write protection function




Figure 9-45. RTC Block Diagram

As shown in Figure 9-16, RTC module is connected to the APB. APB signals are refer to AMBA APB spec, and following table shows the non-AMBA signals from the RTC core block. The following table shows non-AMBA signals within RTC core block for more information about APB signals refer to the AMBA APB spec.

NAME	Source/Destination	Description
CLK32KHZ	Clock generator	32768HZ clock input. This is the signal that clocks the counter during normal operation.
RTCIRQ	APB(Interrupt controller) ASB(PMU)	When HIGH, this signal indicates a valid comparison between the counter value and the alarm register. It also indicates 1HZ interval with enable bit in control register. This signal is used to interrupt controller. Also it is used to wake up the HMS30C7210 when it is in deep sleep mode.
TICKIRQ	APB(Interrupt controller)	TICK Timer interrupt signal. It is generated when TCNT value meets TBASE value.

Table 9-15 Non-AMBA Signals within RTC Core Block

9.11.1 External Signals

Pin Name	Туре	Description
RTCOSCIN	1	RTC oscillator input. 32.768KHz
RTCOSCOUT	0	RTC oscillator output. 32.768KHz

Refer to Figure 2-1. 208 Pin diagram.

9.11.2 Registers

Address	Name	Width	Default	Description	Write Protect
0x8005.F000	RTCTRL	6	0x1	RTC Control Register	Y
0x8005.F004	RTCSTAT	3	0x0	RTC Status Register	-
0x8005.F008	RTCSEC	7	0x0	RTC Second Register	Y
0x8005.F00C	RTCMIN	7	0x0	RTC Minute Register	Y
0x8005.F010	RTCHOR	6	0x0	RTC Hour Register	Y
0x8005.F014	RTCDAY	6	0x1	RTC Day Register	Y
0x8005.F018	RTCMON	5	0x1	RTC Month Register	Y
0x8005.F01C	RTCYER	8	0x0	RTC Year Register	Y
0x8005.F020	RTCWEK	3	0x0	RTC Week Register	Y
0x8005.F024	ALCTRL	8	0x0	ALARM Control Register	Y
0x8005.F028	ALSEC	7	0x0	ALARM Second Register	Y
0x8005.F02C	ALMIN	7	0x0	ALARM Minute Register	Y
0x8005.F030	ALHOR	6	0x0	ALARM Hour Register	Y
0x8005.F034	ALDAY	6	0x1	ALARM Day Register	Y
0x8005.F038	ALMON	5	0x1	ALARM Month Register	Y
0x8005.F03C	ALYER	8	0x0	ALARM Year Register	Y
0x8005.F040	ALWEK	3	0x0	ALARM Week Register	Y
0x8005.F044	TICTRL	8	0x0	TICK Control Register	Y
0x8005.F048	TICNT	8	0x0	TICK Count Register	Y
0x8005.F04C	TIBASE	8	0xFF	TICK Base Register	Y
0x8005.F060	PROTCTRL	1	0x1	Write Protection Control Register	-
0x8005.F07C	PROTECT1	8	-	Write Protection Register 1 (w/o)	-
0x8005.F064	PROTECT2	8	-	Write Protection Register 2 (w/o)	-
0x8005.F078	PROTECT3	8	-	Write Protection Register 3 (w/o)	-
0x8005.F06C	PROTECTLAST	8	-	Write Protection Register Last (w/o)	-
0x8005.F068	RTCTRLRESET	1	0x0	Control Register Reset Register	-

9.11.2.1 RTC Reset Register (RTCTRLRESET)

0x8005.F068

7	6	5	4	3	2	1	0
-	-	-	-	-	-	-	CTRLRESET
Bits	Туре	Function					
7:1	-	Reserved					
0	W	Reset bit to initializ If you use the RTC If this bit is set to "1 Notice: Only INTEN 1: reset	for the first time, y ", the RTC Contro	ou should set th I Register will be	e cleared.	lized by the system	n reset signal.

9.11.2.2 RTC Protection Enable Register (PROTCTRL)

1	6	5	4	3	2	1	0			
-	-	-	-	-	-	-	PROTECTE			
Bits	Туре	Function								
7:1	-	Reserved								
0	R/W	Write protection enable								
		When this bit set to "1", wirte protection setup flow is started. To release write protection, user should write some fixed value into RTC protection data registers sequentially.								
		0: No write avaliable to another register								

9.11.2.3 RTC Protection 1,2,3,LAST Register (PROTECT 1,2,3,LAST)

0x8005.F07C / 0x8005.F064 / 0x8005.F078 / 0x8005.F06C

7	6		5	4	3	2	1	0	
Protect	data [7:0]								
Bits	Туре	Function	1						

Note the specific description is in chapter 9.11.3.6 Write operation

9.11.2.4 RTC Control Register (RTCTRL)

7	6	5	4	3	2	1	0
-	-	EVTEN	INTEN	-	CLKSEL	RESET	RTC Stop

Bits	Туре	Default	Function
7:6	-	-	Reserved
5	R/W	0	RTC Event Enable. If this bit is set high, the event signal could be sent to PMU for using as a wake-up signal. There is no need for the event signal to set the INTEN bit 0: RTC event disable 1: RTC event enable
4	R/W	0	RTC Interrupt Enable When RTC Count register value meets RTC Alarm register's, alarm interrupt is generated. 0: Interrupt disable 1: Interrupt enable
3	-	-	Reserved
2	R/W	0	RTC Clock Select If this bit set high, RTC clock source will be connneted to 32768KHz only for test 0: RTC clock is 1Hz 1: RTC clock is 32768Hz
1	R/W	0	RTC Counter Register Reset If this bit is set high, RTC Counter Register will be cleared. Although this bit is 1, the RTC clock still alive. 0: no reset 1: RTC CNT register reset
0	R/W	1	RTC start / stop If this bit is set high, a 32KHz clock isn't supplied to the Clock Divider, and then a CLK1Hz isn't made. 0: RTC Start 1: RTC Stop

9.11.2.5 RTC Status Register (RTCSTAT)

0x8005.F004

.F004							
7	6	5	4	3	2	1	0
-	-	-	-	-	TICK FLAG	READ FLAG	ALM FLAG
Bits	Туре	Function					
7:3	-	Reserved					
2	R	TICK Interrupt Statu Interrupt signal is ge Read only valid and 0: Interrupt was not 1: Interrupt was gen	nerated when TIC writing this bit to generated or was	"1" clears this fla	ue meets TIBASE regist Ig.	ter value.	
1	R	Read Status Flag If this bit is set, RTC the wished value in Read only valid and 0: Read flag was no 1: Read flag was ge	the COPY registe writing this bit to t generated or wa	r. "1" clears this fla	o the COPY reigster inte g.	ernally. The syster	n could read
0	R	Alarm Interrupt Stat Alarm event interrup Read only valid and An interrupt is contil	us Flag t flag is set when writing this bit to nued for one seco fore clearing the s ain. generated or was	"1" clears this fla nd. After genera status bit. If the s	er values equal to the c ig. ting an interrupt, you ha tatus bit is just only set	ave to clear ALAR	M enable bit in

9.11.2.6 RTC Second Register (RTCSEC)

Data in RTC counter registers is interpreted in BCD format. For example, if the second register contains 0101[6:4] 1001[3:0], then the contents are interpreted as the value 59 seconds.

JJ.1 000									
7	6	5	5	4	3	2	1	0	
-	RTC	CSEC10 [6:4]			RTCSE	C1 [3:0]			
Bits	Туре	Function							
7	-	Reserved							
6:4	R/W	Value for 1	0 Seconds	s Unit from 0 to 5					
3:0	R/W	Value for S	econd Un	it from 0 to 9					

9.11.2.7 RTC Minute Register (RTCMIN)

0x8005.F00C

00.1 000									
7	6		5	4	3	2	1	0	
-	RTC	CMIN10 [6:4			RTCMIN1 [3:0]				
Bits	Туре	Function	n						
7	-	Reserve	d						
6:4	R/W	Value for	r 10 Minutes	Unit from 0 to 5					
3:0	R/W	Value for	r Minute Uni	t from 0 to 9					

9.11.2.8 RTC Hour Register (RTCHOR)

Hour register contents are values expressed in 24 hour mode.

0.,000	5.F010		0					
0,000	5.FU10							
	7	6	5	4	3	2	1	0
	-	-	RTCHOR10 [5	5:4]	RTCHOR1 [3:0]			
	Bits	Туре	Function					
	Ditto	Type	Function					
	7:6	-	Reserved					
		- R/W		from 0 to 2				

9.11.2.9 RTC DAY Register (RTCDAY)

0x8005.F014

7	6	5 4	3	2	1	0
-	-	RTCDAY10 [5:4]	RTCDAY1 [3:0]]		
Bits	Туре	Function				
7:6	-	Reserved				
	DAA	Value for 10 Days Unit from 0 to 3				
5:4	R/W	value for to Days Offic from 0 to 5				

9.11.2.10 RTC Month Register (RTCMON)

7	6	5	4	3	2	1	0
-	-	-	RTCMON10	RTCMON1 [3:0]		
Bits	Туре	Function					
7:5	-	Reserved					
4	R/W	Value for 10 Months	S Unit from 0 to 1				
3:0	R/W	Value for Month Un	it from 0 to 9				

9.11.2.11 RTC Year Register (RTCYER)

			Leap-year adju	stment is auto	omatic for ye	ar 2000 to 20)99		
0x8005	5.F01C								
	7	6	5	4	3	2	1	0	
	RTCYE	R10 [7:4]			RTCYER	1 [3:0]			
_	Bits	Туре	Function						
-	7:4	R/W	Value for 10 Years	Unit from 0 to 9					
-	3:0	R/W	Value for Year Uni	from 0 to 9					
-									

9.11.2.12 RTC Day of Week Register (RTCWEK)

The day-of-week register contains values representing the day of week as shown in the following table.

,	6	5		4	3	2	1	0
	-	-		-	-	RTCWEK [2:0]		
Bits	Туре	Function						
7:3	-	Reserved						
2:0	R	Value for Wee	ekday Unit froi	m Saturday to F	riday			
		Bit 2	Bit 1	Bit 0	Day of week			
		0	0	0	Saturday			
		0	0	1	Sunday			
		0	1	0	Monday			
		0	1	1	Tuesday			
		1	0	0	Wednesday			
		1	0	1	Thursday			
					Friday			

9.11.2.13	RTC Alarm Control Register (ALCTRL)
-----------	-------------------------------------

0x8005.F024 0 7 6 5 4 3 2 1 ALEN ALWEKEN ALYEREN ALMONEN ALDAYEN ALHOREM ALMINEN ALSECEN Bits Type Function 7 R/W Alarm Enable An interrupt is continued for one second. After generating an interrupt, you have to clear ALARM enable bit before clearing the status bit. If the status bit is just only set low before going by 1 second, an interrupt is made again. 0: alarm function disable 1: alarm function enable 6 R/W Alarm Day of Week Enable 0: disable 1: enable 5 R/W Alarm Year Enable 0: disable 1: enable 4 R/W Alarm Month Enable 0: disable 1: enable 3 R/W Alarm Day Enable 0: disable 1: enable 2 R/W Alarm Hour Enable 0: disable 1: enable 1 R/W Alarm Minute Enable 0: disable 1: enable 0 R/W Alarm Second Enable If this bit is set to "0", the alarm interrupt is generated at "00" second. 0: disable 1: enable

9.11.2.14 RTC Alarm Second Register (ALSEC)

7	c	F		2	2	4	•
1	6	5	4	3	2	1	0
-	ALS	SEC10 [6:4]		ALSEC1 [3:0]			
Bits	Туре	Function					
7	-	Reserved					
6:4	R/W	Value for 10 Secon	ds Unit from 0 to 5				
3:0	R/W	Value for Second L	Init from 0 to 9				

9.11.2.15 RTC Alarm Minute Register (ALMIN)

0x8005.F02C

05.1 020									
7	6		5	4	3	2	1	0	
-	ALM	/IN10 [6:4]			ALMIN1 [3:0]				
Bits	Туре	Function	n						
7	-	Reserve	d						
6:4	R/W	Value for	r 10 Minutes	Unit from 0 to 5					
3:0	R/W	Value for	r Minute Un	t from 0 to 9					

9.11.2.16 RTC Alarm Hour Register (ALHOR)

0x8005.F030

7	6	5	4	3	2	1	0
-	-	ALHOR10 [5:4]		ALHOR1 [3:0]			
Bits	Туре	Function					
7:6	-	Reserved					
5:4	R/W	Value for 10 Hours Unit fr	om 0 to 2				
3:0	R/W	Value for Hour Unit from) to 9				

9.11.2.17 RTC Alarm Day Register (ALDAY)

0x8005.F034

05.F034								
7	6	5	4	3	2	1	0	
-	-	ALDA	AY10 [5:4]	ALDAY	Y1 [3:0]			
Bits	Туре	Function						
7:6	-	Reserved						
5:4	R/W	Value for 10 Da	ays Unit from 0 t	to 3				
3:0	R/W	Value for Day L	Jnit from 0 to 9					

9.11.2.18 RTC Alarm Month Register (ALMON)

0x8005.F038 7 2 0 6 4 3 1 -ALMON10 ALMON1 [3:0] _ Bits Туре Function 7:5 Reserved R/W 4 Value for 10 Months Unit from 0 to 1 3:0 R/W Value for Month Unit from 0 to 9

9.11.2.19 RTC Alarm Year Register (ALYER)

0x8005.F03C

7	6	5	4	3	2	1	0
ALYER1	0 [7:4]			ALYER1 [3:0]			
Bits	Туре	Function					
7:4	R/W	Value for 10 Years Unit fro	om 0 to 9				
1.4							

9.11.2.20 RTC Alarm Day of Week Register (ALWEK)

The day-of-week register contains values representing the day of week as shown in the following table.


005.1	-040							
7	7	6	5	4	3	2	1	0
-		-	-	-	-	ALWEK [2:0]		

Bits	Туре	Function			
7:3	-	Reserved			
2:0	R/W	Value for W	eekday Unit fro	m Saturday to I	Friday
		Bit 2	Bit 1	Bit 0	Day of week
		0	0	0	Saturday
		0	0	1	Sunday
		0	1	0	Monday
		0	1	1	Tuesday
		1	0	0	Wednesday
		1	0	1	Thursday
		1	1	0	Friday

7	6		5	4	3	2	1	0
-	TIN	TEN	CLKSEL [5:4		nPWDN	CNTReset	CNTRepeat	CNTEN
Bits	Туре	Funct	ion					
7	-	Reser	ved					
6	R/W	0: Inte	imer Interrupt En rrupt disable rrupt enable	able				
5:4	R/W	Tick T 00: 25 01: 51 10: 10 11: 20	2Hz 24Hz	k Select				
3	R/W	If this 0: nor	imer Power Dowr bit is set to "1", so mal mode ver down mode		s not connected into T	TCK Timer.		
2	R/W	Tick T 0: No	imer Count Regis					
1	R/W	Tick T	imer Repeat Mod	e				
0	R/W	0: Sto	imer Count Enab p Count rt Count	e				

9.11.2.21 RTC Tick Timer Control Register (TICTRL)

9.11.2.22 RTC Tick Timer Count Register (TICNT)



9.11.2.23 RTC Tick Timer Base Register (TIBASE)

0x800	5.F04C								
	7	6	5	4	3	2	1	0	
	TIBASE	[7:0]							
	Bits	Туре	Function						
	7:0	R/W	Tick Time Base Value	from 0 to 255					

9.11.3 Operation

9.11.3.1 Read/Write Operation

To read and write the register in RTC, Bit 0 of the RTCTRL register must be set. To display calendar and present time, you (or CPU) should read the data in RTCSEC, RTCMIN, RTCHOR, RTCDAY, RTCWEK, RTCMON, RTCYER registers respectively.

9.11.3.2 Leap Year Generator

This block can determine whether the last date of each month is 28,29,30,31. It is based on data from RTCDAY, RTCMON and RTCYER registers.

9.11.3.3 Alarm Function

Alarm can be set for year, month, day, weekday, hour, minute, and second. Alarm Function is operated in normal mode or power down mode. In power down (deep sleep) mode, the RTC generates wake-up signal (PWAKUP) for activating CPU when Alarm data is same with RTC data. The RTC Alarm Control Register (ALCTRL) determines the alarm enable and the condition of the alarm time setting. An interrupt is continued for one second. After generating an interrupt, you have to clear ALARM enable bit in ALCTRL register before clearing the status bit in RTCSTAT register. If the status bit is just only set low before going by 1 second, and interrupt is made again

9.11.3.4 Backup Battery Operation

When the system down, the RTC must be divided on the CPU. After that the RTC operates by using the backup battery.

9.11.3.5 Tick Time Interrupt

For interrupt request, the RTC includes Tick Time Counter Block, Tick Time Counter can count value up to 255 (tick input frequency is optional. 2048/1024/512/256Hz) The Tick timer also offers interrupt capability including a periodic interval timer.

9.11.3.6 Write operation: Protection

RTC write operation flow

- Protection write enable
- Set high to the CTRLRESET bit in RTCTRLRESET register
- Set low to the CTRLRESET bit in RTCTRLRESET register
- Set high to the RESET bit in RTCTRL register
- Set low to the RESET bit in RTCTRL register
- RTC register setup
- Set low to the RTCStop bit in RTCTRL register for starting
- Protection write disable

*Write Enable: PROTCTRL "high" \rightarrow PROTECT1 "8'hAA" \rightarrow PROTECT2 "8'h48" \rightarrow PROTECT3 "8'h61" \rightarrow PROTECTLAST "8'h99" \rightarrow write enable

*Write Disable: PROTCTRL "low" \rightarrow write disable




Figure 9-10 Write Protection Diagram

9.11.3.7 Read operation

Read Register: one of them - RTCSEC, RTCMIN, RTCHOR, RTCDAY, RTCMON, RTCYER, RTCWEK

- RTCSTAT[1] "high"
- After reading RTC register (SEC~WEK), RTCSTAT[1] should be cleared.
- If you read RTC register without clearing it, you will be given old values.

9.11.3.8 RTC Setup Flow

RTC initialization flow

- Protection write enable (refer to chapter 9.11.3.6 write operation)
- Set high to the CTRLRESET bit in RTCTRLRESET register
- Set low to the CTRLRESET bit in RTCTRLRESET register
- Set high to the RESET bit in RTCTRL register
- Set low to the RESET bit in RTCTRL register
- Protection write disable (refer to chapter 9.11.3.6 write operation)

RTC operation flow

- Protection write enable (refer to chapter 9.11.3.6 write operation)
- Set high the RTCStop bit in RTCTRL Register for RTC stop
- Set RTC count registers RTCSEC/MIN/HOR/DAY/MON/YER
- Set Alarm control register
- Set Alarm time registers to wished ALSEC/MIN/HOR/DAY/MON/YER/WEK
- Select the EVTEN, INTEN, CLKSEL bits in RTCTRL register
- Set low the RTCStop bit in RTCTRL Register for starting RTC
- Protection write disable (refer to chapter 9.11.3.6 write operation)

TICK timer operation flow

- Protection write enable (refer to chapter 9.11.3.6 write operation)
- Set low the RTCStop bit in RTCTRL Register
- Set TIBASE reigster to wished value
- Select the TINTEN, CLKSEL[1:0], CNTRepeat bits in TICTRL register
- Set the CNTEN bit in TICTRL register for starting TICK timer
- Protection write disable (refer to chapter 9.11.3.6 write operation)

value

9.12 2-Wire Serial Bus Interface

The 2-Wire Serial Bus Interface (2-Wire SBI) is used to communicate external 2-Wire SBI compliant devices such as serial ROM or serial display device, etc. It supports both master and slave operation. The 2-Wire SBI protocol allows the systems designer to interconnect up to 128 different devices using only two bi-directional bus lines, one for clock (SCL) and one for data (SDA). The only external hardware needed to implement the bus is a single pull-up resistor for each of the 2-Wire SBI lines. All devices connected to the bus have individual addresses, and mechanisms for resolving bus contention are inherent in the 2-Wire SBI protocol.

The main features of 2-Wire SBI are :

- Only 2 lines needed to communicate
- Master and Slave operation
- Programmable transfer bit rate at master mode (Up to 400 KHz data transfer speed)
- Independently programmable mask of interrupts
- Multi-master capability
- Device can operate as transmitter or receiver
- Only 7-bit addressing is available




Figure 9-46. Block diagram of 2-Wire SBI

9.12.1 External Signals

Pin Name	Туре	Description
SCL	I/O	Serial clock line SCL
		Serial clock signal pin. Pull-up this pin (open-drain)
SDA	I/O	Serial data line SDA
		Serial data signal pin. Pull-up this pin (open-drain)

Refer to Figure 2-1. 208 Pin diagram.

9.12.2 Registers

Address	Name	Width	Default	Description
0x8006.0000	DATAREG	8	0x0	2-Wire SBI Data Register
0x0806.0004	TARGETREG	8	0x0	2-Wire SBI Target Slave Address Register
0x8006.0008	STATUSREG	16	0x0	2-Wire SBI Status Register
0x8006.000C	SLAVEREG	7	0x0	2-Wire SBI Slave Mode Address Register
0x8006.0010	INTMASKREG	8	0x0	2-Wire SBI Interrupt Mask Register
0x8006.0014	CONFIGREG	8	0x0	2-Wire SBI Configuration Register
0x8006.0018	BAUDREG	8	0xf	2-Wire SBI Baud Rate Control Register

Table 9-16. 2-Wire SBI's Register Summary

0x800	6.0000								
	7		6	5	4	3	2	1	0
	DATA[7:0]							
	Bits	Туре	Functio	n					
	7:0	R/W	In transr the last I the 2-Wi	oyte received. re SBI interru	AREG contains the trans the transmission of transmission of the transmission of transmissi	e the 2-Wire SBI n be interrupt sou	is not in the proce	ss of shifting a b	DATAREG contains yte. This occurs whe dware. The data in

9.12.2.1 2-Wire SBI Data Register (DATAREG)

9.12.2.2 2-Wire SBI Target Slave Register (TARGETREG)

0x8006.0004

7	6	i i i i i i i i i i i i i i i i i i i	5	4	3	2	1	0
TARG	ET ADDR[6:	0]						R/W
Bits	Туре	Function						
7:1	R/W	Target slave These bits a slave device	are the 1 st da	ta to be transmi	tted in the mast	er mode and not r	needed in the slave	e mode. These bits are
0	R/W	when '0', ma 0 = Master i	cifies transfe aster transmi	its data to slave as transmitter. (c	device(master	<i>'</i>	slave to transmit o	data (master Rx) and

ABOV Semiconductor Co.,Ltd. HMS30C7210 DataSheet (DS-15)

9.12.2.3 2-Wire SBI Status Register (STATUSREG)

0x8006.0008

8.0008								
15		14	13	12	11	10	9	8
-		-	-	-	-	-	-	TRANSMITT ER
7		6	5	4	3	2	1	0
TRANS REQ	6	STOPREQ	EOTREQ	DATAREQ	BUSLOST	BUSBUSY	ACK RECEIVE	MASTER
Bits	Туре	Function						
15-9	R	Reserved.						
8	R	If this bit is 0 = Operat	l is transmitter set, it indicates tes as a receive tes as a transmi	. ,	operates as a tran	smitter.		
7	R	Serial trans This bit is s address STATUSR 0 = Status	sfer requested set when serial ed by the maste EG. is cleared or 2-		an interrupt sourc	e and is cleared b		of HMS30C7210 ue to
6	R	Stop condi This bit is s This bit is o 0 = Status	ition set when abnor cleared by writir is cleared or no	mal stop condition ng any value to ST ormal stop condition is terminated abn	is detected durin ATUSREG. on is detected. (de	-	on and can be an	interrupt source.
5	R	This bit is s bit is cleare 0 = Status	ed by writing an is cleared or se	tion communication is y value to STATU rial communicatio is terminated norr	SREG. n is in progress. (d can be an interi	rupt source. This
4	R	of data (2- interrupt so 0 = Status	byte of data is tr Wire SBI is a tra burce and is cle is cleared or se	ansferred on seria ansmitter) or to rea ared by writing an rial communicatio of data or read the	ad the received da y value to STATU n is over. (default	ata (2-Wire SBI is SREG.)		pare another byte bit can be an
3	R	Bus lost ev This bit is addressed 0 = Status	vent generated set when 2-Wire by 2-Wire SBI.	SBI lost masters This bit can be ar Wire SBI grant the	hip during arbitrat i interrupt source	ion (master mode and is cleared by	writing any value	ave device to STATUSREG.
2	R	0 = Serial I	set while serial bus is idle, in th	communication is is case any bus m 2-Wire SBI unit no	aster can issue a	start condition. (d	efault)	
1	R	acknowled	set if the SDA lin lges after DATA K is received. (d		addressed slave	device after ADD	RESS cycle, or b	y a receiver
0	R	0 = 2-Wire	whether 2-Wire	SBI is configured a or the serial bus is r.		9.		

The TRANSREQ, DATAREQ, STOPREQ, EOTREQ and BUSLOST bits in this

register are the source of 2-Wire SBI unit's interrupt. When 2-Wire SBI requests an interrupt, the handler reads or writes data according to the TRANSMITTER bit and clear the interrupt by writing STATUSREG. Or in receiver mode, the 2-Wire SBI can terminate serial communication by giving no ACK signal at ACK cycle. This can be done by writing SINGLEBYTE bit before last data packet. Serial communication via 2-Wire serial bus is over when BUSLOST, STOPREQ or EOTREQ bit is set. In this case, the handler must read the STATUSREG after writing STATUSREG.

9.12.2.4 2-Wire SBI Slave Mode Address Register (SLAVEREG)

7		6 5	4	3	2	1	0
-		Slave Address[6:0]					
Bits	Туре	Function					
Bits 7	Туре -	Function Reserved					

9.12.2.5 2-Wire SBI Interrupt Mask Register (INTMASKREG)

0x8006.0010

.0010		_			_			
7		6	5	4	3	2	1	0
-		-	-	TRANSREQ MASK	STOPREQ MASK	EOTREQ MASK	DATAREQ MASK	BUSLOST MASK
Bits	Туре	Funct	ion					
7-5	-	Reserv	ved					
4	R/W	If this I 0 = TR		EQ interrupt is maske pt is enabled. (default		is requested.		
3	R/W	If this I 0 = ST		EQ interrupt is maske t is enabled. (default)	d, so no interrupt	is requested.		
2	R/W	If this I 0 = EC		Q interrupt is masked s enabled. (default)	, so no interrupt is	requested.		
1	R/W	If this I 0 = DA		EQ interrupt is masked is enabled. (default)	d, so no interrupt	is requested.		
0	R/W	BUSLO If this I 0 = BU	OST interrupt ma bit is set, BUSLO	sk ST interrupt is masked is enabled. (default)	d, so no interrupt i	s requested.		

7		6	5	4	3	2	1	0
REST	ART	-	SOFT RESET	SINGLE BYTE	-	MULTI BYTE	FORCE STOP	START
Bits	Туре	Funct	ion					
7	R/W	When 0 = No	ART condition (mast 2-Wire SBI is config action is done. (de ESTART condition is	jured as master, s fault)	setting this bit	transmits a RESTAR	T condition.	
6	-	Reser	ved					
5	R/W	Setting 0 = No	are reset command g this bit resets 2-Wi ormal operation. (def ftware reset comma	fault)	nd this bit is a	uto-cleared.		
4	R/W	This b serial are tra 0 = Inc	communication. II) In nsferred to terminat	f more than one b e serial communi ne byte of data ar	yte of data(n cation. e remained w	be transferred, settin bytes) are to be trans when MULTIBYTE bit cycle.	ferred, set this bit	
3	-	Reser	ved					
3 2	R/W	When 0 = Or	e bytes transfer (ma more than one byte ily one byte of data iltiple bytes are to b	s are to be transferre		bit.		
1	R/W	lf this l abnorr 0 = No		fault)	0	DATA cycle. That is c	lata transfer is ter	minated
	R/W	STAR	Condition (master					

9.12.2.6 2-Wire SBI Configuration Register (CONFIGREG)

9.12.2.7 2-Wire SBI Baud Rate Control Register (BAUDREG)

0x8006.0018

7	6		5	4	3	2	1	0
BAUD	RATE[7:0]							
Bits	Туре	Function						
		Doud roto o	ontrol					
7:0	R/W	peripheral o	clock (SCL) rate clock, PCLK.		as F _{PCLK} /(2*(BAU le should be great		where F _{PCLK} is the t	frequency of
7:0	R/W	The serial of peripheral of the serial of the seripheral of the seripheral of the series of the seri	clock (SCL) rate clock, PCLK. correctly, the B	AUDRATE valu			vhere F _{PCLK} is the t	frequency of
7:0	R/W	The serial of peripheral of To operate	clock (SCL) rate clock, PCLK. correctly, the B	<u>AUDRATE valu</u> Di	e should be great			frequency of
7:0	R/W	The serial of peripheral of To operate Baud rate (clock (SCL) rate clock, PCLK. correctly, the B	AUDRATE valu Di F _F	ie should be great vider value		SCL rate	frequency of
7:0	R/W	The serial of peripheral of To operate Baud rate (1000)	clock (SCL) rate clock, PCLK. correctly, the B	AUDRATE valu Di Fr Fr	ie should be great vider value _{РСLК} /8		SCL rate 460 KHz	frequency of

9.12.3 Operation

Both SDA and SCL are bi-directional lines and connected to the positive supply voltage through pull-up resistors. The bus drivers of all 2-Wire SBI-compliant devices are open-drain or open-collector. This implements a wired-AND function which is essential to the operation of the interface. A low level on a 2-Wire SBI bus line is generated when one or more devices output a zero. A high level is output when all 2-Wire SBI devices release bus line, allowing the pull-up resistors to pull the line high. Below figure depicts general form of connecting more than two devices to the serial bus.




Figure 9-47. Connection of devices to the 2-Wire serial bus

9.12.3.1 Transferring Bits on 2-Wire Serial Bus

Each data bit transferred on 2-Wire serial bus is accompanied by a pulse on the clock line, SCL. The level of the data line must be stable when the clock line is high. The only exception to this rule is for generating start and stop conditions.




Figure 9-48. Data validity

9.12.3.2 START and STOP Conditions of 2-Wire SBI

The master initiates and terminates a data transfer. The serial communication is initiated when the master issues a START condition on the bus, and it is terminated when the master issues a STOP condition. Between a START and a STOP condition, the bus is considered busy, and no other master is allowed to try to gain the ownership of the bus.




Figure 9-49. START and STOP conditions

Before STOP condition is detected, a master device can issue a RESTART condition which is identical to START condition and is symbolized as Sr.

9.12.3.3 Multi-master bus systems, arbitration and synchronization

The 2-Wire SBI protocol allows bus systems with several masters. Special concerns have been taken in order to ensure that transmissions will proceed as normal, even if more than two masters initiate transmission at the same time. In that case, two problems arise in multi-master bus systems :

- An algorithm must be implemented allowing only one of the masters to complete the transmission. All other masters must stop transmission when they know that they have lost the bus ownership. This process is called arbitration. When a contending master finds out that it has lost the arbitration process, it must immediately switch to slave mode to check whether it is being addressed by the winning master. The fact that multiple masters have started transmission at the same time should not be detectable to the slaves, i.e., the data being transferred on the bus must not be corrupted.
- Different masters may use different SCL frequencies. A scheme must be devised to synchronize the serial clocks from all masters, in order to let the transmission proceed.

The wired-ANDing of the bus lines is used to solve both these problems. The serial clocks from all masters will be wired-ANDed, yielding a combined clock with a high period equal to the one from the master with the shortest high period. The low period of the combined clock is equal to the low period of the master with the longest low period. Note that all masters checks the SCL line, effectively starting to count their SCL high and low time-out periods when the combined SCL line goes high or low, respectively.




Figure 9-50. SCL synchronization between multiple masters

Arbitration is carried out by all masters continuously monitoring the SDA line after outputting data. If the value read from the SDA line does not match the value the master had output, it has lost the arbitration. Note that a master can only lose arbitration when it outputs a high SDA value while another master outputs a low value. The losing master must immediately go to slave mode, checking if it is being

addressed by the winning master. The SDA line should be left high, but losing masters are allowed to generate a clock signal until the end of the current data or address packet. Arbitration will continue until only one master remains, and this may take many bits. If several masters are trying to address the same slave, arbitration will continue into the data packet.




Figure 9-51. Arbitration between two masters

During serial communication, the arbitration procedure is still in progress at the moment when a RESTART condition or a STOP condition is transmitted to the serial bus. If it's possible for such a situation to occur, the masters involved must send this RESTART condition or STOP condition at the same position in the format frame. In other words, arbitration is not allowed between :

- A RESTART condition and a data bit
- A STOP condition and a data bit
- A RESTART condition and a STOP condition.

Slaves are not involved in the arbitration procedure.

9.12.3.4 Serial communication

The data transfer on 2-Wire serial bus is performed as depicted in the following figure. First, the master device examines the serial bus lines are available. When the serial bus is not busy, the master transmits a START condition and the first data packet which are composed of 7 address bits and, one READ/WRITE control bit. And then, the slave device addressed by the master device acknowledges by pulling SDA line low in the ninth SCL cycle (ACK cycle). If the addressed slave device does not exist or is busy doing other tasks, the serial communication is terminated and the SDA line is left high in the ACK cycle.




Figure 9-52. Address and data packet of 2-Wire SBI

After data transfer is ended, the master transmits a STOP condition or RESTART condition. Note that between a START and a STOP condition, all data packet is composed of 8 bits data and one ACK bit. The first data packet after a START or RESTART condition is an address packet which is composed of 7 address bits and one R/W control bit. And all address and data packets are transmitted MSB first.

A transfer is basically consists of a START condition, a address packet, one or more data packets and a STOP condition. ADDRESS cycle is the cycle while address packet is transferred and DATA cycle is the cycle while data packet is transferred. And address packet is the 1st 9-bit data after START condition, and data packets are 9-bit data consisting of 8-bit data byte and one bit ACK

Either in ADDRESS or DATA cycle, the master generates the clock and START and STOP conditions, while the receiver is responsible for acknowledging the reception. An Acknowledge, ACK is signaled by the receiver pulling the SDA line low during the ninth SCL cycle. If the receiver leaves the SDA line high, a NACK is signaled. When the receiver has received the last byte, or for some reason cannot receive any more bytes, it should inform the transmitter by sending a NACK after the final byte.




Figure 9-53. ACK signal generation

In HMS30C7210, the address packet comes from TARGETREG when configured as master mode. And there are 4 operating modes internally according to transfer direction and bus mastership. The individual operating sequence is stated below. All cases are stated assuming interrupt mode operation.

Master transmitter

- Decide target slave device to which 2-Wire SBI wants to transmit data and write 7-bit address and 1-bit R/W control bit to TARGETREG. The value written in TARGETREG is the 1st 8-bit data (address packet) to be transmitted.
- Configure BAUDREG to select SCL frequency.
- Write 2nd 8-bit data (1st data packet) to transmit to DATAREG.
- Enable interrupt sources by writing INTMASKREG. Assume all interrupt sources are enabled through out this sequence.
- Generate START condition. This is done by setting both START bit and MULTIBYTE bit in CONFIGREG. If only one byte of data is need to be transmitted, set both the START bit and SINGLEBYTE bit in CONFIGREG. In this case, an EOT interrupt is requested after 1st data packet and the below steps are needless.
- Wait ACK from addressed slave after transmitting address packet consisting of 7bit address and 1-bit R/W control bit. Step 6 is done by 2-Wire SBI (hardware) not by software.
- If 2-Wire SBI receives an ACK for address packet, the 1st data packet is transmitted and DATAREQ interrupt is requested. The interrupt handler prepares next data to transmit and write STATUS register to clear interrupt and proceed to DATA cycle. And then wait next DATAREQ interrupt. If no ACK is signaled for address packet, serial communication is terminated and BUSLOST interrupt is requested. In this case, read STATUSREG to release serial bus after writing STATUSREG.
- If 2-Wire SBI receives an ACK for data packet, DATAREQ interrupt is requested. The interrupt handler writes next data to transmit into DATAREG and clears interrupt by writing STATUSREG. Termination of serial communication is done in 2 ways. One method is by software decision. If there are n bytes of data packet to transmit, software sets SINGLEBYTE bit in CONFIGREG after (n-1)th data packets are transmitted. While changing CONFIGREG, START bit must preserve previous value and MULTIBYTE bit must be cleared simultaneously. The other method is based on ACK signal. If no ACK for data packet is received, serial communication is terminated and an EOT interrupt is requested. In both cases, read STATUSREG to release serial bus after writing STATUSREG. Repeat step 8 until serial communication is over.

The above steps are normally used when 2-Wire SBI is configures as master transmitter. Even if ACK for a data packet is received, serial communication can be terminated by setting STOP bit in CONFIGREG. The next figure depicts above steps.




Figure 9-54. Waveform when 2-Wire SBI is master transmitter

Master receiver

- Decide target slave device from which 2-Wire SBI wants to receive data and write 7-bit address and 1-bit R/W control bit to TARGETREG. The value written in TARGETREG is the 1st 8-bit data (address packet) to be transmitted.
- Configure BAUDREG to select SCL frequency.
- Enable interrupt sources by writing INTMASKREG. Assume all interrupt sources are enabled through out this sequence.
- Generate START condition. This is done setting both START bit and MULTIBYTE bit in CONFIGREG. If only one byte of data is need to be received, set both the SIGNLEBYTE bit and START bit in CONFIGREG. In this case, an EOT interrupt is requested after 1st data packet and the below steps are needless.
- Wait ACK from addressed slave after transmitting address packet consisting of 7bit address and 1-bit R/W control bit.
- If 2-Wire SBI receives an ACK for address packet, the 1st data packet is received and DATAREQ interrupt is requested. The interrupt handler prepares next data to transmit and write any value STATUSREG to clear interrupt and proceed to DATA cycle. And then wait next DATAREQ interrupt. If no ACK is signaled for address packet, serial communication is terminated and BUSLOST interrupt is requested. In this case, read STATUSREG to release serial bus after writing STATUSREG.
- When DATAREQ interrupt is requested, 2-Wire SBI reads the DATAREG which contains the recently received 8-bit data packet. If there're more data to be received from the slave, the interrupt handler need only to clear interrupt by writing the STATUSREG. But if next data packet is the last data packet or 2-Wire SBI can't receive more than one data for some reason, 2-Wire SBI signals no ACK at the next data packet by setting the SINGLEBYTE bit in CONFIGREG. While changing CONFIGREG, START bit must preserve previous value and MULTIBYTE bit must be cleared simultaneously. When 2-Wire SBI compliant transmitter does not receive an ACK at ACK cycle, the serial communication ends automatically and the 2-Wire SBI of HMS30C7210 request an EOT interrupt. In this case, read STATUSREG to free serial bus after writing STATUSREG. Repeat step 7 until serial communication is over.

The above steps are normally used when 2-Wire SBI is configures as master receiver. The next figure depicts above steps.




Figure 9-55. Waveform when 2-Wire SBI is master receiver

Slave transmitter

- Enable interrupt sources by writing INTMASKREG. Assume all interrupt sources are enabled through out this sequence. By default, TRANSREQ interrupt must be enabled to use interrupt mode.
- Wait for START condition from external master device.
- If 7-bits address of address packet matches SLAVEREG, ACK signal for address packet is transmitted and TRANSREQ interrupt is requested. When TRANSREQ interrupt is requested, read the STATUSREG and verify that the master requires data from 2-Wire SBI by checking the TRANSMITTER bit in STATUSREG.
- Write the 1st data into DATAREG and clear interrupt by writing STATUSREG.
- After transmitting data packet, 2-Wire SBI checks the ACK signal at ACK cycle. If no ACK is received, the serial communication ends and an EOT interrupt is requested. In this case, read STATUSREG to release serial bus after writing STATUSREG. If ACK signal is received, 2-Wire SBI requests an DATAREQ interrupt. In this case, write the next data to transmit into DATAREG and clear interrupt by writing the STATUSREG. Repeat this step until serial communication is over.

The above steps are normally used when 2-Wire SBI is configures as slave transmitter. The next figure depicts above steps.




Figure 9-56. Waveform when 2-Wire SBI is slave transmitter

Slave receiver

- Enable interrupt sources by writing INTMASKREG. Assume all interrupt sources are enabled through out this sequence. By default, TRANSREQ interrupt must be enabled to use interrupt mode.
- Wait for START condition from external master device.
- If 7-bits address of address packet matches SLAVEREG, ACK signal for address packet is transmitted and TRANSREQ interrupt is requested. When TRANSREQ interrupt is requested, read the STATUSREG and verify that the master wants to transmit data to 2-Wire SBI by checking the TRANSMITTER bit in STATUSREG.
- If no more than one data is acceptable, set the SINGLEBYTE bit in CONFIGREG to transmit no ACK at next data packet, then an EOT interrupt is requested and serial communication is over. In this case, step 5 is needless and read the STATUSREG to release the serial bus after clearing the interrupt by writing the STATUSREG. Or 2-Wire SBI is capable of more than one data packet, just clear interrupt by writing STATUSREG and receive 1st data.
- When DATAREQ interrupt is requested, 2-Wire SBI reads the DATAREG which contains the recently received 8-bit data packet. If there're more data to be received from the master, the interrupt handler need only to clear interrupt by writing the STATUSREG. But if next data packet is the last data packet or 2-Wire SBI can't receive more than one data for some reason, 2-Wire SBI signals no ACK at the next data packet by setting the SINGLEBYTE bit in CONFIGREG. When 2-Wire SBI compliant transmitter does not receive an ACK at ACK cycle, the serial communication ends automatically and the 2-Wire SBI of HMS30C7210 request an EOT interrupt. In this case, read STATUSREG to release serial bus after writing STATUSREG. Repeat step 5 until serial communication is over.

The above steps are normally used when 2-Wire SBI is configures as slave receiver. The next figure depicts above steps.




Figure 9-57. Waveform when 2-Wire SBI is slave receiver

9.13 Matrix Keyboard Interface Controller

The Matrix keyboard interface controller is an AMBA slave module that connects to the Advanced Peripheral Bus (APB). For more information about AMBA, please refer to the AMBA Specification (ARM IHI 0001).

The interface controller is designed to communicate with the external keyboard matrix. The keyboard interface uses the pins KSCANI [5:0] and KSCANO [5:0]. It is possible to select one of three scan clock frequencies.

The main features of keyboard controller are :

- Controllable scanning frequency
- Maximum 6x6 keyboard matrix is supported
- Key value is stored in KBVR0/1




Figure 9-58. Block diagram of keyboard controller

9.13.1 External Signals

Pin Name	Туре	Description
KSCANO [5:0]	0	Column enable signals to keyboard matrix Key input is valid only when KSCANO pin is LOW. The outputs of KSCANO pins act like ring counter so as to cover all columns of keyboard matrix. If pins are used for keyboard function, pull- up resistors need to be connected.
KSCANI [5:0]	I	Row inputs from keyboard matrix If pins are used for keyboard function, pull-up resistors need to be connected. Normally each KSCANI line maintains HIGH level because of pull-up resistor so, LOW input is detected as "key pressed".

Refer to Figure 2-1. 208 Pin diagram.

9.13.2 Registers

Address	Name	Width	Default	Description	
0x8006.1000	KBCR	8	0x0	Keyboard Configuration Register	
0x8006.1004	KBSC	6	0x0	Keyboard Scan Out Register	
0x8006.100C	KBVR0	32	0x0	Keyboard Value Register 0	
0x8006.1010	KBVR1	16	0x0	Keyboard Value Register 1	
0x8006.1018	KBSR	2	0x0	Keyboard Status Register	

Table 9-17. Matrix Keyboard Interface Controller Register Summary

7					2	1	0
SCAN ENABI	E				nPOWER DOWN	CLKSEL	
Bits	Туре	Function					
7	R/W	Setting thi nPOWER nPOWER pressed in 0 = Stops	scanning enable s bit enables key input scanning o DOWN bits must be set to start ke DOWN bits are cleared to stop ke formation. Keyboard interrupt is g key input scanning. key input scanning.	y input scanning. It y input scanning. It i	is recommended s software's resp	that both SCANE onsibility to de-bo	NABLE an
6:3	-	Reserved					
		Keep thes	e bits to zero.				
2	R/W	Activates 0 = Indica	vn mode (Active low) keyboard controller module by su tes power down mode and interna generator unit supplies incoming	I operating clock sig		()	
1:0	R/W	Scan cloc	c select bits ols the operating clock of scannin	,			
		Value	Scan clock source		Scan Rate		
		00	Reserved		Not available		
		01	PCLK / 128 (28KHz)		138 times / sec	;	
		10	PCLK / 256 (14KHz)		69 times / sec		
		11	PCLK / 512 (7KHz)		34 times / sec		

9.13.2.1 Keyboard Configuration Register (KBCR)

9.13.2.2 Keyboard Scan Out Register(KBSC)

0x8006.1004

.1004		5	4	3	2	1	0
		SC	ANOUT				
Bits	R/W	Function					
5	R	When low, the p 0 = 1 st column is	t column is being s ressed KSCANI in being scanned. (c not being scanne	puts are stored in K lefault)	3VR0[29:24]. This	bit is directly conne	ected to KSCANO[5].
4	R	When low, the p 0 = 2 nd line will l	d column is being s ressed KSCANI in be scanned. (defau s not being scanne	puts are stored in K lt)	3VR0[21:16]. This	bit is directly conne	ected to KSCANO[4].
3	R	Indicates that 3 When low, the p 0 = 3 rd line will b	d column is being s	canned. puts are stored in K lt)	3VR0[13:8]. This b	it is directly conne	cted to KSCANO[3].
2	R	Indicates that 4 When low, the p 0 = 4 th line will b	¹ column is being s	canned. puts are stored in K t)	3VR0[5:0]. This bit	is directly connect	ted to KSCANO[2].
1	R	Indicates that 5° When low, the p 0 = 5 th line will b	¹ column is being s	canned. puts are stored in K t)	3VR1[13:8]. This b	it is directly conner	cted to KSCANO[1].
0	R	Indicates that 6^{t} When low, the p 0 = 6 th line will b	¹ column is being s	canned. puts are stored in K t)	3VR1[5:0]. This bit	is directly connect	ted to KSCANO[0].

9.13.2.3 Keyboard Value Register (KBVR0)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1st colu	umn KS0	CANI [5:0]						2 nd cc	lumn KS	CANI [5:	0]		
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		3rd colu	umn KS	CANI [5:0]						4 th co	lumn KS0	CANI [5:0)]		
Bits	Туре	Fu	Inction												
31:30	R		eserved												
29:24	R			ed KSCA	II durin	KSCAN	0[5] is L	OW.							
			•	:0] maps f					ANI[5:0	l is LOW	the corre	espondin	a bit pos	ition in	
				:26] beco			- 71						5 - 1		
		0 =	= KSĊAI	NI input is	presse	d while K	SCANO	5] is HIG	H or no	KSCANI	input is p	ressed w	vhile KSC	CANO[5]	is L(
		1 =	= The co	orrespondi	ng KSC	ANI inpu	t is press	sed.			• •				
23:22	R	Re	eserved												
21:16	R	Th	ne press	ed KSCAN	II during	g KSCAN	0[4] is L	OW.							
		KS	SCANI[5	:0] maps t	o KBVF	R0[21:16]	. If any p	in of KSC	ANI[5:0]	is LOW	, the corre	espondin	g bit pos	ition in	
		KE	3VR0[21	:16] beco	mes '1'										
				NI input is					H or no	KSCANI	input is p	ressed w	vhile KSC	CANO[4]	is L(
		1 =	= The co	nresnondi	ng KSC	ANI inpu	t is press	sed.							
			1110 00	meoponia											
15:14	R	Re	eserved	neopona											
15:14 13:8	R R	Th	eserved ne press	ed KSCAN	•	,		OW.							
		Th KS	eserved ne press SCANI[5	ed KSCAN :0] maps t	o KBVF	,		OW.	NI[5:0]	is LOW, †	the corres	sponding	bit posit	ion in	
		Th KS KE	eserved ne press SCANI[5 SVR0[13	ed KSCAN :0] maps f 3:8] becom	o KBVF es '1' .	R0[13:8].	If any pir	OW. of KSCA							
		Th KS KE 0 =	eserved ne press SCANI[5 3VR0[13 = KSCA	ed KSCAN :0] maps f 3:8] becom NI input is	o KBVF les '1' . presse	0[13:8]. d while K	If any pir	OW. 1 of KSCA [3] is HIG							is L(
13:8	R	Th KS KE 0 = 1 =	eserved he press SCANI[5 3VR0[13 = KSCAI = The cc	ed KSCAN :0] maps f 3:8] becom	o KBVF les '1' . presse	0[13:8]. d while K	If any pir	OW. 1 of KSCA [3] is HIG							is L(
13:8 7:6	R	Th KS 0 = 1 = Re	eserved he press SCANI[5 3VR0[13 = KSCAI = The co eserved	ed KSCAN :0] maps 1 3:8] becom NI input is prrespondi	o KBVF les '1' . presse ng KSC	0[13:8]. d while K ANI inpu	If any pir SCANO t is press	OW. of KSCA [3] is HIG sed.							is L(
13:8	R	Th KS 0 = 1 = Re Th	eserved he presso SCANI[5 3VR0[13 = KSCAI = The co eserved he presso	ed KSCAN :0] maps t 3:8] becom NI input is prrespondi ed KSCAN	o KBVF les '1' . presse ng KSC	RO[13:8]. d while K ANI inpu g KSCAN	If any pir SCANO t is press	OW. a of KSCA 3] is HIG sed. OW.	H or no	KSCANI	input is p	ressed w	vhile KSC	CANO[3]	
13:8 7:6	R	Th KS 0 = 1 = Re Th KS	eserved he press SCANI[5 SVR0[13 = KSCAI = The cc eserved he press SCANI[5	ed KSCAN :0] maps t 3:8] becom NI input is prrespondi ed KSCAN :0] maps t	o KBVF les '1' . presse ng KSC	RO[13:8]. d while K ANI inpu g KSCAN	If any pir SCANO t is press	OW. a of KSCA 3] is HIG sed. OW.	H or no	KSCANI	input is p	ressed w	vhile KSC	CANO[3]	
13:8 7:6	R	Th KS 0 = 1 = Re Th KS be	eserved he press SCANI[5 3VR0[13 = KSCAI = The cc eserved he press SCANI[5 ecomes '	ed KSCAN :0] maps t 3:8] becom NI input is prrespondi ed KSCAN :0] maps t	o KBVF les '1' . presse ng KSC II during o KBVF	ko[13:8]. d while K ANI inpu g KSCAN ko[5:0]. If	If any pir SCANO t is press O[2] is L any pin	OW. a of KSC/ 3] is HIG sed. OW. of KSCAI	H or no H	KSCANI	input is p	ressed w	vhile KSC	DANO[3]	'R0[{

9.13.2.4 Keyboard Value Register (KBVR1)

0x8006.1010

0101.00		
15	14	13 12 11 10 9 8 7 6 5 4 3 2 1 0
		5th column KSCANI [5:0] 6th column KSCANI [5:0]
Bits	Туре	Function
15:14	R	Reserved
13:8	R	The pressed KSCANI during KSCANO[1] is LOW. KSCANI[5:0] maps to KBVR1[13:8]. If any pin of KSCANI[5:0] is LOW, the corresponding bit position in KBVR0[13:8] becomes '1'. 0 = KSCANI input is pressed while KSCANO[1] is HIGH or no KSCANI input is pressed while KSCANO[1] is LOW. 1 = The corresponding KSCANI input is pressed.
7:6	R	Reserved
5:0	R	The pressed KSCANI during KSCANO[0] is LOW. KSCANI[5:0] maps to KBVR1[5:0]. If any pin of KSCANI[5:0] is LOW, the corresponding bit position in KBVR0[5:0] becomes '1'. 0 = KSCANI input is pressed while KSCANO[0] is HIGH or no KSCANI input is pressed while KSCANO[0] is LOW. 1 = The corresponding KSCANI input is pressed.

9.13.2.5 Keyboard Status Register (KBSR)

0x8006.1018

			1	0
			WAKEUP	KEYINTR

Bits	Туре	Function					
7:2	-	Reserved					
1	R	Wake up status This bit is set if any key is pressed when SCANENABLE in KBCR is LOW. This bit is a source of keyboard interrupt, which is generated in all PMU states except deep sleep mode. This bit is cleared when non-zero value is written in this register. 0 = Key scanning is enabled or no key is pressed when SCANENABLE is LOW. (default) 1 = There is at least one point pressed at matrix keyboard when SCANENABLE is LOW.					
0	R	End of one scan period If one scan period is over, this flag is set and KBVR0/1 contains all the pressed points of matrix keyboard. When this bit is set, a keyboard interrupt is requested. This bit is cleared when non-zero value is written in this register. 0 = KBSR is cleared or key scanning is going on. (default) 1 = Indicates that KBVR0/1 are loaded with the value of keys pressed and software should read KBVR0/1 registers.					

9.13.3 Operation

9.13.3.1 Conceptual configuration of keyboard matrix

Keyboards use a matrix with the rows and columns made up of wires. Each key acts like a switch. When a key is pressed, a column wire(called KSCANO) makes contact with a row wire(called KSCANI) and completes a circuit. The keyboard controller detects this closed circuit and registers it as a key press. Here is a simple keyboard matrix. The symbol KSCANO and KSCANI are same as those of HMS30C7210. At reset or when key scanning is not enabled, all KSCANO lines of HMS30C7210 are LOW to generate WAKEUP event in KBSR.




Figure 9-59. Keyboard matrix configuration

The above keyboard matrix works 'cause only one of KSCANO lines are LOW while key scanning is enabled. If a key SW00 is pressed when KSCANO[0] is LOW, the keyboard controller detects that KSCANI[0] input is active. Similarly If two keys SW10, SW11 are pressed when KSCANO[1] is LOW, the controller detects that KSCANI[1:0] inputs are active. Note that pull-up resistors are connected to KSCANI and KSCANO lines. If no switch is pressed, KSCANI maintain HIGH level and the controller knows that there's no key input. If any switch is pressed, the corresponding KSCANI line is changed to LOW level and the controller knows that there are some keys pressed and stores the position of KSCANI to KBVR0/1 register. The pressed key position is stored as '1' in KBVR0/1.

9.13.3.2 KSCANO output timing

When SCANENABLE is set, the outputs of keyboard controller, KSCANO[5:0], acts like ring counter. In other words, during 1 scan period only one of KSCANO lines is LOW at one time(Column period). This enables KSCANI[n] is detected as unique switch during 1 scan period.

The following figure shows the output waveform of KSCANO lines. Once SCANENABLE in KBCR is set according to scan rate which is controlled by CLKSEL, KSCANO[5] is LOW at 1st column period and then KSCANO[4], KSCANO[3], KSCANO[2], KSCANO[1], KSCANO[0] are LOW periodically. In 6x6 matrix configuration, only 6 column periods are needed in one scan period. But there are 8 column periods and this makes no problem using keyboard matrix.




Figure 9-60. KSCANO output timing

9.13.3.3 Scanning rate selection and clock divider

The scan rate is controlled by CLKSEL in KBCR.




Figure 9-61. Clock divider of keyboard controller

Like other slow APB peripherals, keyboard controller is clocked by PCLK. Key scanning is much like mechanic process and PCLK is very fast for that purpose. So the main clock of SCAN COUNTER unit which is used to control column and scan period is SCANCIk controlled by CLKSEL bits.




Figure 9-62. Key scan period and column period

SCANClk is achieved from output of flip-flops(SCANCOUNTER) which are clocked by PCLK. These flip-flops are asynchronously cleared when SCANENABLE is '0', and increments by one when SCANENABLE is '1'. The SCANCOUNTER is 9-bit(8 to 0) counter and the output is the source of SCANCIk.

1 column is composed of 26 SCANClks and 1 scan period is composed of 8 columns, therefore 1 scan period is composed of 208 SCANClks.

The following table shows how the scan rate is calculated from CLKSEL. For example, CLKSEL is "01", the output of 7th flip-flop of SCANCOUNTER counter is the source of

SCANClk, so DIVIDER value becomes "128" because output of 7^{th} flip-flop makes 1 clock pulse after 128 PCLKs.

CLKSEL	DIVIDER	F _{SCANCIk} = F _{PCLK} / DIVIDER	SCAN RATE
01	128	Approximately 28 KHz	138 times / sec
10	256	Approximately 14 KHz	69 times / sec
11	512	Approximately 7KHz	34 times / sec

Table 9-18. Scan rate calculation from CLKSEL

9.13.3.4 Scanning sequence of key inputs

As stated previously KSCANI lines are detected pressed only when corresponding KSCANO line is LOW.





Figure 9-63. Wakeup interrupt & Key scanning enabled

At reset or when key scanning is not enabled, all KSCANO lines are LOW. If any switch is pressed WAKEUP in KBSR is set and interrupt is requested. The keyboard interrupt handler usually enables key scanning by setting both SCANENABLE and nPOWERDOWN in KBCR. Simultaneously KSCANO lines start making column period as in the previous figure.

The following figure shows example of interrupt handler routine related to keyboard interrupt.



The symbol O means exit handler routine and scanstartflag is '0' by default

Figure 9-64. A flow chart of setting keyboard controller

The above flow chart can be summarized as follows :

- See if key scanning is started already by checking scanstartflag. If scanstartflag is not set, go to step 4.
- Check WAKEUP in KBSR. (interrupt)
- Set SCANENABLE, nPOWERDOWN and scanstartflag to enable key scanning and exit handler routine. (KBCR)
- Check KEYINTR in KBSR. (interrupt)
- Read KBVR0/1.
- If no key is pressed for predefined time, disable key scanning and exit handler routine.
- To continue key scanning, just exit handler routine and wait next keyboard interrupt.

The following figure shows internal timing diagram of keyboard controller.

Note that LOW value of KSCANI is detected as "key pressed" and stored in KBVR0/1 as binary '1'. The KSCANI lines are sampled 2 times during LOW phase of each KSCANO line and if 2 sampled values are different, the KSCANI line is considered as not pressed. 2 times sampling is simplified de-bouncing for input pin KSCANI lines.

When one scan period is over, the KEYINTR bit in KBSR is set and an interrupt is requested. Because the timing of KSCANO is periodic after SCANENABLE is set, Software must handle the requested interrupt by reading KBVR0/1 before KSCANO[5] of next scan period makes an rising edge. This time limit is symbolized as t_{INT} In the following figure. As 26 SCANCIks makes one column period, t_{INT} is approximately 3.7ms when CLKSEL is "01".

CLKSEL		t _{INT}
01	28 KHz	Approximately 0.9 ms
10	14 KHz	Approximately 1.8 ms
11	7 KHz	Approximately 3.7 ms




Table 9-19. Estimated tINTR according to CLKSEL

Figure 9-65. KBVR0/1 write timing

9.13.3.5 Usage and restrictions

The maximum size of keyboard matrix that can be used is 6x6(KSCANI x KSCANO). But there are some restrictions for KSCANI pins. The restrictions result in minimum matrix size of 4x1.

Before using keyboard matrix, pull-up resistors must be connected to KSCANI and KSCANO lines that are used for keyboard function.

Using some of KSCANO :

Even if keyboard matrix is connected to HMS30C7210, each KSCANO line can be configured for GPIO. The below table shows possible configuration for KSCANO pins. The 'O' means KSCANO[n] can be used for that function (Keyboard or GPIO) in the table where n is 0,1,2,3,4 or 5.

	KSCANO[0]	KSCANO[1]	KSCANO[2]	KSCANO[3]	KSCANO[4]	KSCANO[5]
Keyboard	O (pull-up)					
GPIO	0	0	0	0	0	0

Table 9-20. Possible configuration of KSCANO pins when keyboard matrix is connected

In the following figure, KSCANO[3:2] are used for GPIOs and only KSCANO[5:4, 1:0] are used for keyboard function. This means that switches sw3x and sw2x(see keyboard matrix configuration figure) are ignored and not stored in KBVR0/1 when pressed. Note that KSCANO[3:2] are always HIGH in the figure but these pins can change level 'cause these pins are not connected to keyboard matrix.




Figure 9-66. KSCANO[3:2] are configured for GPIO

Using some of KSCANI :

Not like KSCANO, some KSCANI pins must be configured for keyboard function to use keyboard matrix. That is, KSCANI[3:0] must be configured for keyboard function. But KSCANI[5:4] can be configured for GPIO or keyboard function.


The below table shows possible configuration for KSCANI pins. In the table below, the 'O' means KSCANO[n] can be used for that function (Keyboard or GPIO) and 'X' means that KSCANO[n] cannot be used for GPIO when keyboard function is enabled where n is 0,1,2,3,4 or 5.

	KSCANI[0]	KSCANI[1]	KSCANI[2]	KSCANI[3]	KSCANI[4]	KSCANI[5]
Keyboard	O (pull-up)					
GPIO	Х	Х	Х	Х	0	0

Table 9-21. Possible configuration of KSCANI pins when keyboard matrix is connected

9.14 GPIO

This document describes the Programmable Input /Output module (PIO). This is an AMBA slave module that connects to the Advanced Peripheral Bus (APB). For more information about AMBA, please refer to the AMBA Specification (ARM IHI 0001). Most port pins are multiplexed with alternate functions for the peripheral features on the device. How each alternate function interferes with the port pin is described in "Operation" section. Refer to the individual module sections for a full description of the alternate function. The I/O status of each port is not changed during "SLEEP" or "DEEPSLEEP" mode of PMU.



DePortAInput : Port A inputs de-bounced by PMU unit ADBNC : Port A de-bounce enable

Figure 9-67. Block diagram of GPIO

9.14.1	External	Signals
--------	----------	---------

Pin Name	Туре	Description
KSCANI [5:0]	I/O	General Port A [5:0]
KSCANO [5:0]	I/O	General Port A [11:6]
UART5Tx	I/O	General Port B [27]
UART5Rx	I/O	General Port B [26]
nUDCD	I/O	General Port B [25]
nUDSR	I/O	General Port B [24]
nURTS	I/O	General Port B [23]
nUCTS	I/O	General Port B [22]
nUDTR	I/O	General Port B [21]
nURING	I/O	General Port B [20]
TouchYN	I/O	General Port B [19]
TouchXN	I/O	General Port B [18]
TouchYP	I/O	General Port B [17]
TouchXP	I/O	General Port B [16]
GPIOB15	I/O	General Port B [15]
GPIOB14	I/O	General Port B [14]
IrDA4Tx	I/O	General Port B [13]
IrDA4Rx	I/O	General Port B [12]
UART3Tx	I/O	General Port B [11]
UART3Rx	I/O	General Port B [10]
UART2Tx	I/O	General Port B [9]
UART2Rx	I/O	General Port B [8]
SCPRES[1]	I/O	General Port B [7]
SCCLK[1]	I/O	General Port B [6]
SCIO[1]	I/O	General Port B [5]
SCRST[1]	I/O	General Port B [4]
SCPRES[0]	I/O	General Port B [3]
SCCLK[0]	I/O	General Port B [2]
SCIO[0]	I/O	General Port B [1]
SCRST[0]	I/O	General Port B [0]
SMD[7:0]	I/O	General Port C [15:8]
nSMWP	I/O	General Port C [7]
nSMWE	I/O	General Port C [6]
nSMRE	I/O	General Port C [5]
nSMCE	I/O	General Port C [4]
SMCLE	I/O	General Port C [3]
SMALE	I/O	General Port C [2]
nSMRB	I/O	General Port C [1]
nSMCD	I/O	General Port C [0]
LD[7:0]	I/O	General Port D [24:17]
LCDEN	I/O	General Port D [16]
LFP	I/O	General Port D [15]
LCP	I/O	General Port D [14]
LBLEN	I/O	General Port D [13]
LAC	I/O	General Port D [12]
LLP	I/O	General Port D [11]
SCKE[1]	I/O	General Port D [10]
SCKE[0]	I/O	General Port D [9]
nSCS[1]	I/O	General Port D [8]
nSCS[0]	I/O	General Port D [7]
nRAS	I/O	General Port D [6]
nCAS	I/O	General Port D [5]
nSWE	I/O	General Port D [4]
	I/O	General Port D [3]

DQML	I/O	General Port D [2]	
nRCS[3]	I/O	General Port D [1]	
nRCS[2]	I/O	General Port D [0]	
PWM[1:0]	I/O	General Port E [15:14]	
TIMER[3:0]	I/O	General Port E [13:10]	
SDA	I/O	General Port E [9]	
SCL	I/O	General Port E [8]	
SPICLK[1]	I/O	General Port E [7]	
nSSICS[1]	I/O	General Port E [6]	
SSITx[1]	I/O	General Port E [5]	
SSIRx[1]	I/O	General Port E [4]	
SSICLK[0]	I/O	General Port E [3]	
nSSICS[0]	I/O	General Port E [2]	
SSITx[0]	I/O	General Port E [1]	
SSIRx[0]	I/O	General Port E [0]	

Refer to Figure 2-1. 208 Pin diagram.

9.14.2 Registers

0x8006.2000 ADATA 12 0x000 Port A Data Register 0x8006.2004 ADIR 12 0xFFF Port A Data Direction Register 0x8006.2006 AIE 12 0x000 Port A Interrupt Etable Register 0x8006.2001 AEDGE 12 0x000 Port A Interrupt Status Register 0x8006.2011 AEDGE 12 0x000 Port A Interrupt Clear Register 0x8006.2012 AEN 12 0x000 Port A Interrupt Polarity Register 0x8006.2012 BDATA 28 0x0000000 Port B Data Register 0x8006.2020 BDATA 28 0x0000000 Port B Data Direction Register 0x8006.2020 BJE 28 0x0000000 Port B Interrupt Etable Register 0x8006.2030 BEDCE 28 0x0000000 Port B Interrupt Register 0x8006.2030 BEDCE 28 0x0000000 Port B Interrupt Register 0x8006.2030 BEDR 28 0x0000000 Port B Interrupt Register 0x8006.2030 BEDR 28 0x0000000	Address	Name	Width	Default	Description
Dx8006.2008 AIE 12 Dx8006 Port A Interrupt Enable Register Dx8006.2010 AEDGE 12 Dx8006 Port A Edge Interrupt Register Dx8006.2014 ACLR 12 Dx8000 Port A Interrupt Clear Register Dx8006.2014 ACLR 12 Dx8000 Port A Interrupt Clear Register Dx8006.2012 AEN 12 Dx8000 Port A Interrupt Clear Register Dx8006.2020 BDATA 28 Dx0000000 Port B Interrupt Enable Register Dx8006.2024 BDIR 28 Dx1FFFFFF Port B Interrupt Enable Register Dx8006.2024 BDIR 28 Dx00000000 Port B Interrupt Enable Register Dx8006.2024 BDIR 28 Dx00000000 Port B Interrupt Polarity Register Dx8006.2034 BCLR 28 Dx00000000 Port B Interrupt Polarity Register Dx8006.2035 BPOL 28 Dx00000000 Port B Interrupt Polarity Register Dx8006.2040 CDATA 16 DxFFF Port C Data Direction Register Dx8006.2044 CADIR	0x8006.2000	ADATA	12	0x000	Port A Data Register
Dx8006.200C ASTAT 12 Dx000 Port A Interrupt Status Register Dx8006.2010 AEDCE 12 Dx000 Port A Interrupt Clear Register Dx8006.2014 ACLR 12 Dx000 Port A Interrupt Polarity Register Dx8006.2012 AEN 12 Dx000 Port A Interrupt Polarity Register Dx8006.2020 BDATA 28 Dx0000000 Port B Data Register Dx8006.2024 BDIR 28 Dx0000000 Port B Data Register Dx8006.2022 BSE 28 Dx0000000 Port B Interrupt Enable Register Dx8006.2022 BSTAT 28 Dx0000000 Port B Edge Interrupt Register Dx8006.2024 BDIR 28 Dx0000000 Port B Edge Interrupt Register Dx8006.2030 BEDGE 28 Dx00000000 Port B Edge Interrupt Register Dx8006.2034 BCLR 28 Dx0000000 Port B Edge Interrupt Polarity Register Dx8006.2035 BEN 28 Dx0000000 Port B Enable Register Dx8006.2040 CDATA 16	0x8006.2004	ADIR	12	0xFFF	Port A Data Direction Register
0x8006.2010 AEDGE 12 0x000 Port A Edge Interrupt Register 0x8006.2014 ACLR 12 0x000 Port A Interrupt Clear Register 0x8006.2018 APOL 12 0x000 Port A Interrupt Polarity Register 0x8006.2012 BEN 12 0x000 Port A Enable Register 0x8006.2020 BDATA 28 0x0000000 Port B Data Direction Register 0x8006.2024 BDIR 28 0x1FFFFFFF Port B Data Direction Register 0x8006.2028 BIE 28 0x00000000 Port B Interrupt Enable Register 0x8006.2030 BEDGE 28 0x00000000 Port B Interrupt Register 0x8006.2034 BCLR 28 0x00000000 Port B Interrupt Register 0x8006.2035 BENOL 28 0x00000000 Port B Interrupt Register 0x8006.2040 CDATA 16 0x0000000 Port B Edge Interrupt Register 0x8006.2044 CADIR 16 0x0000 Port C Data Direction Register 0x8006.2044 CLR 16 <td< td=""><td>0x8006.2008</td><td>AIE</td><td>12</td><td>0x000</td><td>Port A Interrupt Enable Register</td></td<>	0x8006.2008	AIE	12	0x000	Port A Interrupt Enable Register
Dx8006.2014 ACLR 12 0x000 Port A Interrupt Clear Register 0x8006.2018 APOL 12 0x000 Port A Interrupt Polarity Register 0x8006.2012 AEN 12 0x000 Port A Enable Register 0x8006.2020 BDATA 28 0x00000000 Port B Data Register 0x8006.2024 BDIR 28 0x1FFFFFF Port B Data Direction Register 0x8006.2022 BSTAT 28 0x00000000 Port B Interrupt Enable Register 0x8006.2020 BDATA 28 0x00000000 Port B Interrupt Clear Register 0x8006.2034 BCLR 28 0x00000000 Port B Interrupt Clear Register 0x8006.2034 BCLR 28 0x00000000 Port B Interrupt Clear Register 0x8006.2035 BEN 28 0x0000000 Port B Table Register 0x8006.2036 DEN 28 0x0000000 Port B Table Register 0x8006.2040 CDATA 16 0xFFFF Port C Data Register 0x8006.2044 CADIR 16 0x0000	0x8006.200C	ASTAT	12	0x000	Port A Interrupt Status Register
0x8006.2018 APOL 12 0x000 Port A Interrupt Polarity Register 0x8006.201C AEN 12 0x000 Port A Enable Register 0x8006.2020 BDATA 28 0x1FFFFFF Port B Data Direction Register 0x8006.2028 BIE 28 0x1FFFFFF Port B Data Direction Register 0x8006.2028 BIE 28 0x0000000 Port B Interrupt Enable Register 0x8006.2020 BSTAT 28 0x00000000 Port B Interrupt Clear Register 0x8006.2030 BEDGE 28 0x00000000 Port B Interrupt Polarity Register 0x8006.2034 BCLR 28 0x00000000 Port B Enable Register 0x8006.2035 BEN 28 0x0000000 Port B Enable Register 0x8006.2040 CDATA 16 0xFFFF Port C Data Register 0x8006.2044 CADIR 16 0xFFFF Port C Data Register 0x8006.2042 CSTAT 16 0x0000 Port C Lage Interrupt Register 0x8006.2050 CEDGE 16 0x0000	0x8006.2010	AEDGE	12	0x000	Port A Edge Interrupt Register
Dx8006.201C AEN 12 Dx000 Port A Enable Register Dx8006.2020 BDATA 28 0x0000000 Port B Data Register Dx8006.2024 BDIR 28 0x1FFFFFF Port B Data Register Dx8006.2028 BIE 28 0x00000000 Port B Interrupt Enable Register Dx8006.2020 BSTAT 28 0x00000000 Port B Edge Interrupt Register Dx8006.2030 BEDCE 28 0x00000000 Port B Interrupt Register Dx8006.2034 BCLR 28 0x00000000 Port B Edge Interrupt Register Dx8006.2036 BEN 28 0x00000000 Port B Enable Register Dx8006.2037 BEN 28 0x00000000 Port C Data Register Dx8006.2040 CDATA 16 0x0000 Port C Data Direction Register Dx8006.2044 CADIR 16 0xFFFF Port C Data Direction Register Dx8006.2042 CEE 16 0x0000 Port C Interrupt Enable Register Dx8006.2050 CEDCE 16 0x0000 P	0x8006.2014	ACLR	12	0x000	Port A Interrupt Clear Register
0x8006.2020 BDATA 28 0x0000000 Port B Data Register 0x8006.2024 BDIR 28 0x1FFFFFF Port B Data Direction Register 0x8006.2026 BIE 28 0x00000000 Port B Interrupt Enable Register 0x8006.2020 BSTAT 28 0x00000000 Port B Interrupt Enable Register 0x8006.2030 BEDGE 28 0x00000000 Port B Interrupt Register 0x8006.2034 BCLR 28 0x00000000 Port B Interrupt Register 0x8006.2038 BPOL 28 0x00000000 Port B Enable Register 0x8006.2030 BEIN 28 0x00000000 Port B Enable Register 0x8006.2040 CDATA 16 0x0000 Port C Data Direction Register 0x8006.2044 CADIR 16 0x0000 Port C Data Direction Register 0x8006.2045 CIE 16 0x0000 Port C Interrupt Reable Register 0x8006.2045 CELR 16 0x0000 Port C Interrupt Register 0x8006.2050 CEDGE 16 0x0000 <td>0x8006.2018</td> <td>APOL</td> <td>12</td> <td>0x000</td> <td>Port A Interrupt Polarity Register</td>	0x8006.2018	APOL	12	0x000	Port A Interrupt Polarity Register
0x8006.2024 BDIR 28 0x1FFFFFF Port B Data Direction Register 0x8006.2028 BIE 28 0x0000000 Port B Interrupt Enable Register 0x8006.2020 BSTAT 28 0x0000000 Port B Interrupt Status Register 0x8006.2030 BEDGE 28 0x00000000 Port B Interrupt Register 0x8006.2034 BCLR 28 0x00000000 Port B Interrupt Register 0x8006.2036 BPOL 28 0x00000000 Port B Interrupt Polarity Register 0x8006.2036 BPOL 28 0x00000000 Port B Interrupt Register 0x8006.2037 BEN 28 0x0000000 Port B Interrupt Register 0x8006.2040 CDATA 16 0x0000 Port C Data Register 0x8006.2044 CADIR 16 0xFFFF Port C Interrupt Enable Register 0x8006.2040 CDEGE 16 0x0000 Port C Interrupt Register 0x8006.2050 CEDGE 16 0x0000 Port C Interrupt Register 0x8006.2054 COLR 16 0x0000	0x8006.201C	AEN	12	0x000	Port A Enable Register
0x8006.2028 BIE 28 0x0000000 Port B Interrupt Enable Register 0x8006.202C BSTAT 28 0x0000000 Port B Interrupt Status Register 0x8006.2030 BEDGE 28 0x0000000 Port B Edge Interrupt Register 0x8006.2034 BCLR 28 0x0000000 Port B Interrupt Clear Register 0x8006.203C BEN 28 0x0000000 Port B Enable Register 0x8006.203C BEN 28 0x0000000 Port B Enable Register 0x8006.2040 CDATA 16 0x0000 Port C Data Register 0x8006.2044 CADIR 16 0xFFFF Port C Data Register 0x8006.2042 CSTAT 16 0x0000 Port C Interrupt Register 0x8006.2050 CEDGE 16 0x0000 Port C Interrupt Register 0x8006.2054 CCLR 16 0x0000 Port C Interrupt Register 0x8006.2060 DDATA 25 0x10000	0x8006.2020	BDATA	28	0x00000000	Port B Data Register
0x8006.202C BSTAT 28 0x0000000 Port B Interrupt Status Register 0x8006.2030 BEDGE 28 0x0000000 Port B Edge Interrupt Register 0x8006.2034 BCLR 28 0x0000000 Port B Interrupt Clear Register 0x8006.2033 BPOL 28 0x0000000 Port B Interrupt Polarity Register 0x8006.203C BEN 28 0x0000000 Port B Endbe Register 0x8006.2040 CDATA 16 0x0000 Port C Data Register 0x8006.2044 CADIR 16 0xFFFF Port C Data Direction Register 0x8006.2044 CADIR 16 0x0000 Port C Interrupt Enable Register 0x8006.2045 CIE 16 0x0000 Port C Interrupt Register 0x8006.2050 CEDGE 16 0x0000 Port C Interrupt Register 0x8006.2054 CCLR 16 0x0000 Port C Interrupt Register 0x8006.2056 DDIR 25 0x1FFFFF Port D Data Register 0x8006.2064 DDIR 25 0x1FFFFFF	0x8006.2024	BDIR	28	0x1FFFFFFF	Port B Data Direction Register
0x8006.2030 BEDGE 28 0x0000000 Port B Edge Interrupt Register 0x8006.2034 BCLR 28 0x0000000 Port B Interrupt Clear Register 0x8006.2038 BPOL 28 0x0000000 Port B Interrupt Polarity Register 0x8006.203C BEN 28 0x0000000 Port B Enable Register 0x8006.2040 CDATA 16 0x000 Port C Data Register 0x8006.2044 CADIR 16 0xFFFF Port C Data Direction Register 0x8006.2048 CIE 16 0x0000 Port C Interrupt Enable Register 0x8006.204C CSTAT 16 0x0000 Port C Interrupt Register 0x8006.2050 CEDGE 16 0x0000 Port C Interrupt Register 0x8006.2054 CCLR 16 0x0000 Port C Enable Register 0x8006.2056 CEND 16 0x0000 Port C Enable Register 0x8006.2060 DDATA 25 0x000000 Port D Data Register 0x8006.2064 DDIR 25 0x0000000 Port D Data	0x8006.2028	BIE	28	0x00000000	Port B Interrupt Enable Register
0x8006.2034 BCLR 28 0x0000000 Port B Interrupt Clear Register 0x8006.2038 BPOL 28 0x0000000 Port B Interrupt Polarity Register 0x8006.203C BEN 28 0x0000000 Port B Enable Register 0x8006.2040 CDATA 16 0x0000 Port C Data Register 0x8006.2044 CADIR 16 0xFFFF Port C Data Direction Register 0x8006.2048 CIE 16 0x0000 Port C Interrupt Enable Register 0x8006.2040 CSTAT 16 0x0000 Port C Interrupt Enable Register 0x8006.2050 CEDGE 16 0x0000 Port C Interrupt Register 0x8006.2054 CCLR 16 0x0000 Port C Interrupt Polarity Register 0x8006.2058 CPOL 16 0x0000 Port C Interrupt Polarity Register 0x8006.2060 DATA 25 0x000000 Port D Data Register 0x8006.2064 DDIR 25 0x1FFFFF Port D Data Register 0x8006.2062 DSTAT 25 0x0000000	0x8006.202C	BSTAT	28	0x00000000	Port B Interrupt Status Register
0x8006.2038 BPOL 28 0x0000000 Port B Interrupt Polarity Register 0x8006.203C BEN 28 0x0000000 Port B Enable Register 0x8006.2040 CDATA 16 0x000 Port C Data Register 0x8006.2044 CADIR 16 0xFFFF Port C Data Direction Register 0x8006.2048 CIE 16 0x0000 Port C Interrupt Enable Register 0x8006.204C CSTAT 16 0x0000 Port C Interrupt Enable Register 0x8006.2050 CEDGE 16 0x0000 Port C Interrupt Register 0x8006.2050 CEDGE 16 0x0000 Port C Interrupt Register 0x8006.2054 CCLR 16 0x0000 Port C Interrupt Register 0x8006.2055 CEN 16 0x0000 Port C Enable Register 0x8006.2060 DDATA 25 0x0000000 Port D Data Register 0x8006.2064 DDIR 25 0x1FFFFF Port D Data Register 0x8006.2060 DSTAT 25 0x0000000 Port D Interrupt Ena	0x8006.2030	BEDGE	28	0x00000000	Port B Edge Interrupt Register
0x8006.203CBEN280x0000000Port B Enable Register0x8006.2040CDATA160x0000Port C Data Register0x8006.2044CADIR160xFFFFPort C Data Direction Register0x8006.2048CIE160x0000Port C Interrupt Enable Register0x8006.2042CSTAT160x0000Port C Interrupt Status Register0x8006.2050CEDGE160x0000Port C Edge Interrupt Register0x8006.2054CCLR160x0000Port C Interrupt Register0x8006.2055CEN160x0000Port C Interrupt Register0x8006.2056CEN160x0000Port C Enable Register0x8006.2050CEN160x0000Port C Enable Register0x8006.2050CEN160x0000Port D Data Register0x8006.2060DDATA250x0000000Port D Data Direction Register0x8006.2064DDIR250x0000000Port D Interrupt Enable Register0x8006.2062DSTAT250x0000000Port D Interrupt Register0x8006.2070DEDGE250x0000000Port D Interrupt Register0x8006.2074DCLR250x0000000Port D Interrupt Register0x8006.2075DPOL250x0000000Port D Interrupt Register0x8006.2076DEN250x0000000Port D Interrupt Register0x8006.2076DEN250x0000000Port D Interrupt Register0x8006.2076DEN250x0000	0x8006.2034	BCLR	28	0x00000000	Port B Interrupt Clear Register
0x8006.2040CDATA160x0000Port C Data Register0x8006.2044CADIR160xFFFFPort C Data Direction Register0x8006.2048CIE160x0000Port C Interrupt Enable Register0x8006.204CCSTAT160x0000Port C Interrupt Status Register0x8006.2050CEDGE160x0000Port C Edge Interrupt Register0x8006.2054CCLR160x0000Port C Interrupt Clear Register0x8006.2055CPOL160x0000Port C Interrupt Polarity Register0x8006.2056CEN160x0000Port C Enable Register0x8006.2060DDATA250x0000000Port D Data Register0x8006.2064DDIR250x1FFFFFFPort D Data Direction Register0x8006.2062DSTAT250x0000000Port D Interrupt Status Register0x8006.2062DSTAT250x0000000Port D Interrupt Register0x8006.2070DEDGE250x000000Port D Edge Interrupt Register0x8006.2074DCLR250x000000Port D Interrupt Clear Register0x8006.2075DPOL250x000000Port D Interrupt Polarity Register0x8006.2080EDATA160x0000Port D Interrupt Register0x8006.2075DEN250x000000Port D Interrupt Register0x8006.2076DEN250x000000Port D Interrupt Register0x8006.2080EDATA160x1FFFF0x8006.2084EDIR16 <td>0x8006.2038</td> <td>BPOL</td> <td>28</td> <td>0x00000000</td> <td>Port B Interrupt Polarity Register</td>	0x8006.2038	BPOL	28	0x00000000	Port B Interrupt Polarity Register
0x8006.2044CADIR160xFFFFPort C Data Direction Register0x8006.2048CIE160x0000Port C Interrupt Enable Register0x8006.204CCSTAT160x0000Port C Interrupt Status Register0x8006.2050CEDGE160x0000Port C Edge Interrupt Register0x8006.2054CCLR160x0000Port C Interrupt Clear Register0x8006.2058CPOL160x0000Port C Interrupt Polarity Register0x8006.2050CEN160x0000Port C Interrupt Polarity Register0x8006.2050CEN160x0000Port C Enable Register0x8006.2050DDATA250x0000000Port D Data Register0x8006.2060DDATA250x1FFFFFPort D Data Register0x8006.2064DDIR250x0000000Port D Interrupt Enable Register0x8006.2062DSTAT250x000000Port D Interrupt Enable Register0x8006.2070DEGE250x000000Port D Interrupt Register0x8006.2074DCLR250x000000Port D Interrupt Register0x8006.2076DEN250x000000Port D Interrupt Register0x8006.2070DEN250x000000Port D Interrupt Register0x8006.2076DEN250x000000Port D Interrupt Register0x8006.2070DEN250x000000Port D Interrupt Register0x8006.2080EDATA160x0000Port E Data Register0x8006.2080EDATA<	0x8006.203C	BEN	28	0x00000000	Port B Enable Register
0x8006.2048CIE160x0000Port C Interrupt Enable Register0x8006.204CCSTAT160x0000Port C Interrupt Status Register0x8006.2050CEDGE160x0000Port C Edge Interrupt Register0x8006.2054CCLR160x0000Port C Interrupt Clear Register0x8006.2058CPOL160x0000Port C Interrupt Polarity Register0x8006.2050CEN160x0000Port C Enable Register0x8006.2050CEN160x0000Port D Data Register0x8006.2060DDATA250x0000000Port D Data Register0x8006.2064DDIR250x1FFFFFFPort D Data Direction Register0x8006.2062DSTAT250x0000000Port D Interrupt Enable Register0x8006.2070DEDGE250x0000000Port D Interrupt Status Register0x8006.2074DCLR250x0000000Port D Interrupt Register0x8006.2077DEN250x000000Port D Interrupt Register0x8006.2078DPOL250x0000000Port D Interrupt Register0x8006.2070DEN250x0000000Port D Interrupt Register0x8006.2088EDATA160x00000Port D Interrupt Register0x8006.2080EDATA160x00000Port D Interrupt Register0x8006.2080EDATA160x00000Port D Interrupt Register0x8006.2084EDIR160x1FFFFPort E Data Direction Register0x8006.2084<	0x8006.2040	CDATA	16	0x0000	Port C Data Register
0x8006.204CCSTAT160x0000Port C Interrupt Status Register0x8006.2050CEDGE160x0000Port C Edge Interrupt Register0x8006.2054CCLR160x0000Port C Interrupt Clear Register0x8006.2058CPOL160x0000Port C Interrupt Polarity Register0x8006.2050CEN160x0000Port C Enable Register0x8006.2060DDATA250x0000000Port D Data Register0x8006.2064DDIR250x1FFFFFPort D Data Direction Register0x8006.2060DSTAT250x0000000Port D Interrupt Enable Register0x8006.2064DDIR250x0000000Port D Interrupt Enable Register0x8006.2060DSTAT250x0000000Port D Interrupt Enable Register0x8006.2070DEDGE250x0000000Port D Edge Interrupt Register0x8006.2074DCLR250x0000000Port D Interrupt Clear Register0x8006.2076DEN250x0000000Port D Interrupt Polarity Register0x8006.2070DEDGE250x0000000Port D Interrupt Register0x8006.2076DEN250x0000000Port D Enable Register0x8006.2080EDATA160x00000Port E Data Register0x8006.2080EDATA160x1FFFFPort E Data Register0x8006.2084EDIR160x1FFFFPort E Data Direction Register0x8006.2086EIE160x00000Port E Interrupt Enable Register <td>0x8006.2044</td> <td>CADIR</td> <td>16</td> <td>0xFFFF</td> <td>Port C Data Direction Register</td>	0x8006.2044	CADIR	16	0xFFFF	Port C Data Direction Register
0x8006.204C CSTAT 16 0x0000 Port C Interrupt Status Register 0x8006.2050 CEDGE 16 0x0000 Port C Edge Interrupt Register 0x8006.2054 CCLR 16 0x0000 Port C Interrupt Clear Register 0x8006.2058 CPOL 16 0x0000 Port C Interrupt Polarity Register 0x8006.2050 CEN 16 0x0000 Port C Enable Register 0x8006.2060 DDATA 25 0x0000000 Port D Data Register 0x8006.2064 DDIR 25 0x1FFFFF Port D Data Direction Register 0x8006.2068 DIE 25 0x0000000 Port D Interrupt Enable Register 0x8006.2070 DEDGE 25 0x0000000 Port D Interrupt Register 0x8006.2074 DCLR 25 0x0000000 Port D Interrupt Register 0x8006.2076 DEN 25 0x0000000 Port D Interrupt Register 0x8006.2074 DCLR 25 0x0000000 Port D Interrupt Polarity Register 0x8006.2070 DEN 25 0x000000	0x8006.2048	CIE	16	0x0000	Port C Interrupt Enable Register
0x8006.2054CCLR160x0000Port C Interrupt Clear Register0x8006.2058CPOL160x0000Port C Interrupt Polarity Register0x8006.205CCEN160x0000Port C Enable Register0x8006.2060DDATA250x0000000Port D Data Register0x8006.2064DDIR250x1FFFFFPort D Data Direction Register0x8006.2068DIE250x0000000Port D Interrupt Enable Register0x8006.206CDSTAT250x0000000Port D Interrupt Status Register0x8006.2070DEDGE250x0000000Port D Edge Interrupt Register0x8006.2074DCLR250x0000000Port D Interrupt Clear Register0x8006.2076DEN250x0000000Port D Interrupt Register0x8006.2074DCLR250x0000000Port D Interrupt Register0x8006.2070DEN250x0000000Port D Interrupt Register0x8006.2076DEN250x0000000Port D Enable Register0x8006.2080EDATA160x00000Port E Data Register0x8006.2084EDIR160x1FFFFPort E Data Direction Register0x8006.2088EIE160x00000Port E Interrupt Enable Register0x8006.2080ESTAT160x00000Port E Interrupt Enable Register		CSTAT	16	0x0000	
0x8006.2058CPOL160x0000Port C Interrupt Polarity Register0x8006.205CCEN160x0000Port C Enable Register0x8006.2060DDATA250x0000000Port D Data Register0x8006.2064DDIR250x1FFFFFPort D Data Direction Register0x8006.2068DIE250x0000000Port D Interrupt Enable Register0x8006.206CDSTAT250x0000000Port D Interrupt Status Register0x8006.2070DEDGE250x0000000Port D Edge Interrupt Register0x8006.2074DCLR250x0000000Port D Interrupt Clear Register0x8006.2078DPOL250x0000000Port D Interrupt Polarity Register0x8006.2070DEN250x0000000Port D Interrupt Polarity Register0x8006.2078DPOL250x0000000Port D Interrupt Polarity Register0x8006.2080EDATA160x00000Port E Data Register0x8006.2084EDIR160x1FFFFPort E Data Direction Register0x8006.2088EIE160x00000Port E Interrupt Enable Register0x8006.2080ESTAT160x00000Port E Interrupt Enable Register	0x8006.2050	CEDGE	16	0x0000	Port C Edge Interrupt Register
0x8006.205CCEN160x0000Port C Enable Register0x8006.2060DDATA250x0000000Port D Data Register0x8006.2064DDIR250x1FFFFFPort D Data Direction Register0x8006.2068DIE250x0000000Port D Interrupt Enable Register0x8006.206CDSTAT250x0000000Port D Interrupt Status Register0x8006.2070DEDGE250x0000000Port D Edge Interrupt Register0x8006.2074DCLR250x0000000Port D Interrupt Clear Register0x8006.2078DPOL250x0000000Port D Interrupt Polarity Register0x8006.2070DEN250x0000000Port D Enable Register0x8006.2078DPOL250x0000000Port D Enable Register0x8006.2080EDATA160x00000Port E Data Register0x8006.2080EDATA160x1FFFFPort E Data Register0x8006.2084EDIR160x1FFFFPort E Data Direction Register0x8006.2088EIE160x00000Port E Interrupt Enable Register0x8006.2080ESTAT160x00000Port E Interrupt Enable Register	0x8006.2054	CCLR	16	0x0000	Port C Interrupt Clear Register
0x8006.2060 DDATA 25 0x000000 Port D Data Register 0x8006.2064 DDIR 25 0x1FFFFF Port D Data Direction Register 0x8006.2068 DIE 25 0x0000000 Port D Interrupt Enable Register 0x8006.206C DSTAT 25 0x0000000 Port D Interrupt Status Register 0x8006.2070 DEDGE 25 0x0000000 Port D Edge Interrupt Register 0x8006.2074 DCLR 25 0x0000000 Port D Interrupt Clear Register 0x8006.2078 DPOL 25 0x0000000 Port D Interrupt Polarity Register 0x8006.2070 DEN 25 0x0000000 Port D Interrupt Clear Register 0x8006.2077 DEN 25 0x0000000 Port D Enable Register 0x8006.2070 DEN 25 0x000000 Port D Enable Register 0x8006.2080 EDATA 16 0x00000 Port E Data Register 0x8006.2084 EDIR 16 0x1FFFF Port E Data Direction Register 0x8006.2088 EIE 16 0x0000	0x8006.2058	CPOL	16	0x0000	Port C Interrupt Polarity Register
0x8006.2064 DDIR 25 0x1FFFFF Port D Data Direction Register 0x8006.2068 DIE 25 0x0000000 Port D Interrupt Enable Register 0x8006.206C DSTAT 25 0x0000000 Port D Interrupt Status Register 0x8006.2070 DEDGE 25 0x0000000 Port D Edge Interrupt Register 0x8006.2074 DCLR 25 0x0000000 Port D Interrupt Clear Register 0x8006.2078 DPOL 25 0x0000000 Port D Interrupt Polarity Register 0x8006.207C DEN 25 0x0000000 Port D Enable Register 0x8006.2080 EDATA 16 0x00000 Port E Data Register 0x8006.2084 EDIR 16 0x1FFFF Port E Data Direction Register 0x8006.2088 EIE 16 0x00000 Port E Interrupt Enable Register 0x8006.2080 ESTAT 16 0x00000 Port E Interrupt Enable Register	0x8006.205C	CEN	16	0x0000	Port C Enable Register
0x8006.2068 DIE 25 0x000000 Port D Interrupt Enable Register 0x8006.206C DSTAT 25 0x0000000 Port D Interrupt Status Register 0x8006.2070 DEDGE 25 0x0000000 Port D Edge Interrupt Register 0x8006.2074 DCLR 25 0x0000000 Port D Interrupt Clear Register 0x8006.2078 DPOL 25 0x0000000 Port D Interrupt Polarity Register 0x8006.207C DEN 25 0x0000000 Port D Enable Register 0x8006.207C DEN 25 0x000000 Port D Enable Register 0x8006.2080 EDATA 16 0x00000 Port E Data Register 0x8006.2084 EDIR 16 0x1FFFF Port E Data Direction Register 0x8006.2088 EIE 16 0x00000 Port E Interrupt Enable Register 0x8006.2080 ESTAT 16 0x00000 Port E Interrupt Enable Register	0x8006.2060	DDATA	25	0x0000000	Port D Data Register
0x8006.2068 DIE 25 0x000000 Port D Interrupt Enable Register 0x8006.206C DSTAT 25 0x0000000 Port D Interrupt Status Register 0x8006.2070 DEDGE 25 0x0000000 Port D Edge Interrupt Register 0x8006.2074 DCLR 25 0x0000000 Port D Interrupt Clear Register 0x8006.2078 DPOL 25 0x0000000 Port D Interrupt Polarity Register 0x8006.207C DEN 25 0x000000 Port D Enable Register 0x8006.2080 EDATA 16 0x00000 Port E Data Register 0x8006.2084 EDIR 16 0x1FFFF Port E Data Direction Register 0x8006.2088 EIE 16 0x00000 Port E Interrupt Enable Register 0x8006.2088 EIE 16 0x00000 Port E Interrupt Enable Register	0x8006.2064	DDIR	25	0x1FFFFFF	Port D Data Direction Register
0x8006.206C DSTAT 25 0x000000 Port D Interrupt Status Register 0x8006.2070 DEDGE 25 0x000000 Port D Edge Interrupt Register 0x8006.2074 DCLR 25 0x000000 Port D Interrupt Clear Register 0x8006.2074 DCLR 25 0x000000 Port D Interrupt Clear Register 0x8006.2078 DPOL 25 0x000000 Port D Interrupt Polarity Register 0x8006.207C DEN 25 0x000000 Port D Enable Register 0x8006.2080 EDATA 16 0x00000 Port E Data Register 0x8006.2084 EDIR 16 0x1FFFF Port E Data Direction Register 0x8006.2088 EIE 16 0x00000 Port E Interrupt Enable Register 0x8006.2088 EIE 16 0x00000 Port E Interrupt Enable Register 0x8006.208C ESTAT 16 0x00000 Port E Interrupt Status Register				0x0000000	
0x8006.2074 DCLR 25 0x000000 Port D Interrupt Clear Register 0x8006.2078 DPOL 25 0x0000000 Port D Interrupt Polarity Register 0x8006.207C DEN 25 0x0000000 Port D Enable Register 0x8006.2080 EDATA 16 0x00000 Port E Data Register 0x8006.2084 EDIR 16 0x1FFFF Port E Data Direction Register 0x8006.2088 EIE 16 0x00000 Port E Interrupt Enable Register 0x8006.2080 ESTAT 16 0x00000 Port E Interrupt Enable Register	0x8006.206C	DSTAT	25	0x0000000	
0x8006.2074 DCLR 25 0x000000 Port D Interrupt Clear Register 0x8006.2078 DPOL 25 0x0000000 Port D Interrupt Polarity Register 0x8006.207C DEN 25 0x0000000 Port D Enable Register 0x8006.2080 EDATA 16 0x00000 Port E Data Register 0x8006.2084 EDIR 16 0x1FFFF Port E Data Direction Register 0x8006.2088 EIE 16 0x00000 Port E Interrupt Enable Register 0x8006.2080 ESTAT 16 0x00000 Port E Interrupt Enable Register	0x8006.2070	DEDGE	25	0x0000000	Port D Edge Interrupt Register
0x8006.2078 DPOL 25 0x000000 Port D Interrupt Polarity Register 0x8006.207C DEN 25 0x000000 Port D Enable Register 0x8006.2080 EDATA 16 0x00000 Port E Data Register 0x8006.2084 EDIR 16 0x1FFFF Port E Data Direction Register 0x8006.2088 EIE 16 0x00000 Port E Interrupt Enable Register 0x8006.2088 EIE 16 0x00000 Port E Interrupt Enable Register 0x8006.208C ESTAT 16 0x00000 Port E Interrupt Status Register					
0x8006.207C DEN 25 0x000000 Port D Enable Register 0x8006.2080 EDATA 16 0x00000 Port E Data Register 0x8006.2084 EDIR 16 0x1FFFF Port E Data Direction Register 0x8006.2088 EIE 16 0x00000 Port E Interrupt Enable Register 0x8006.2080 ESTAT 16 0x00000 Port E Interrupt Status Register	0x8006.2078	DPOL	25	0x0000000	
0x8006.2080 EDATA 16 0x00000 Port E Data Register 0x8006.2084 EDIR 16 0x1FFFF Port E Data Direction Register 0x8006.2088 EIE 16 0x00000 Port E Interrupt Enable Register 0x8006.208C ESTAT 16 0x00000 Port E Interrupt Status Register	0x8006.207C	DEN		0x0000000	
0x8006.2084 EDIR 16 0x1FFFF Port E Data Direction Register 0x8006.2088 EIE 16 0x00000 Port E Interrupt Enable Register 0x8006.208C ESTAT 16 0x00000 Port E Interrupt Status Register	0x8006.2080		16		
0x8006.2088 EIE 16 0x00000 Port E Interrupt Enable Register 0x8006.208C ESTAT 16 0x00000 Port E Interrupt Status Register		EDIR		0x1FFFF	5
0x8006.208C ESTAT 16 0x00000 Port E Interrupt Status Register					0
	0x8006.2090		16	0x00000	
0x8006.2094 ECLR 16 0x00000 Port E Interrupt Clear Register	-				5 1 5
0x8006.2098 EPOL 16 0x00000 Port E Interrupt Polarity Register					, , , , , , , , , , , , , , , , , , ,
0x8006.209C EEN 16 0x00000 Port E Enable Register					
0x8006.20A4 ADEBE 12 0x000 Port A De-bounce Enable Register					
0x8006.20A8 BDEBE 1 0x0 Port B De-bounce Enable Register					

9.14.2.1 Port A Data Register (ADATA)

0x8006.2000

11		10			1	0
DATA,	dir, intei	N, STAT, EDGE,	CLR, POL, ENABLE [7:0]			
Bits	Туре	Function				
12	R/W	zeros (port p port A not th as input, this When DIR[r 0 = Drives p 1 = Drives p When DIR[r 0 = The read	t data n to this register will be output on port A in is configured as output). Values read a value written to this register. All bits are input can be an interrupt source with ap bit in ADIR register is 0, ort A[n] pin LOW. (default) ort A[n] pin HIGH. bit in ADIR register is 1, value on port A[n] is '0'. (default) value on port A[n] is '1'.	from the address of this reginered by a system reset.	ster reflect t	the external state of

9.14.2.2 Port A Direction Register (ADIR)

0x800	6.2004					
	11		10		1	0
	DIR [7	:0]				
	Bits	Туре	Functio	n		
	12	R/W	system i 0 = Port	n this register will select the corresponding pin of port A to configured as a	ın input. All bits	s are set by a

9.14.2.3 Port A Interrupt Enable Register (AIE)

0x8006.2008

06.2008							
11		10				1	0
INTEN	[11:0]						
Bits	Туре	Function					
12	R/W	cleared by	his register make the c a system reset. interrupt. (default)	corresponding pins of	port A to become an exte	rnal interrupt so	ource. All bits are

9.14.2.4 Port A Interrupt Status Register (ASTAT)

0x8006.200C

06.200C		10					1	0	
STAT	[11:0]								
Bits	Туре	Functio	n						
12	R	All PIO and interrupt falling e controlle Values i are clea 0 = Inter	rrupt signals sources only dge signals. d separately n this read-or red by a syste	e used as interrupt : to interrupt controlle /. But GPIO block ca Then interprets and nly register represer em reset. d or no interrupt is i	er. The interrupt of an receive not or sends interrupt i nts that the interr	controller unit of HM ily active HIGH or a request to the intern upt requests are pe	IS30C7210 red ctive LOW leve upt controller. A	ne following register ceives active HIGH el, but also rising or All bits can be esponding pins. All b	level r

9.14.2.5 Port A Edge Interrupt Register (AEDGE)

0x8006.2010

11		10				1	0	
EDGE	[11:0]							
Bits	Туре	Funct	ion					
12	R/W	All pin edge o source 0 = Ex	or a level. Bits set a. All bits are clear tternal interrupt is	ge triggered an external interrupt t in this register make red by a system rese triggered by level. (d triggered by edge.	s the corresponding p t.	 	, ,	0

9.14.2.6 Port A Interrupt Clear Register (ACLR)

0x8006.2014

0.2014									
11		10					1	0	
CLR [11:0]								
Bits	Туре	Function							
12	W	the corresp only. 0 = No acti	riggered interru ponding bit pos ion is done. (de	ition of this registe	er. All bits are a	utomatically c	errupt pending are leared after written	,	0

9.14.2.7 Port A Interrupt Polarity Register (APOL)


0x800	6.2018												
	11		10								1	0	
	POL [1	1:0]											
	Bits	Туре		Function									
	12	R/W		pins of port correspond When inter 0 = Externa When inter 0 = Externa	gered interri t A is low. If ding pins of rrupt is level al interrupt i rrupt is edge al interrupt i	, upts are use	red interrup an falling e EDGE[n] in by a high le by a low lev EDGE[n] in by a rising e	ots are use edge. All b AEDGE re vel. (defau vel. AEDGE re edge. (defa	ed, bits set in its are clean egister is 0), ult) egister is 1)	n this registe red by a sys	pts when the er activate th tem reset.		0

9.14.2.8 Port A Enable Register (AEN)

0x8006.201C

.201C			
11		10 1 0	
ENAB	LE [11:0]		
Bits	Туре	Function	
11	R/W	Port A[11] Enable	
		Setting this bit makes the pin KSCANO[5] to be used as general digital I/O pin.	
		0 = Port A[11] is used as KSCANO[5]. (default)	
		1 = Port A[11] is used as general I/O pin.	
10	R/W	Port A[10] Enable	
		0 = Port A[10] is used as KSCANO[4]. (default)	
		1 = Port A[10] is used as general I/O pin.	
9	R/W	Port A[9] Enable	
		0 = Port A[9] is used as KSCANO[3]. (default)	
		1 = Port A[9] is used as general I/O pin.	
8	R/W	Port A[8] Enable	
		0 = Port A[8] is used as KSCANO[2]. (default)	
		1 = Port A[8] is used as general I/O pin.	
7	R/W	Port A[7] Enable	
		0 = Port A[7] is used as KSCANO[1]. (default)	
		1 = Port A[7] is used as general I/O pin.	
6	R/W	Port A[6] Enable	
		0 = Port A[6] is used as KSCANO[0]. (default)	
		1 = Port A[6] is used as general I/O pin.	
5	R/W	Port A[5] Enable	
		0 = Port A[5] is used as KSCANI[5]. (default)	
		1 = Port A[5] is used as general I/O pin.	
4	R/W	Port A[4] Enable	
		0 = Port A[4] is used as KSCANI[4]. (default)	
		1 = Port A[4] is used as general I/O pin.	
3	R/W	Port A[3] Enable	
		0 = Port A[3] is used as KSCANI[3]. (default)	
		1 = Port A[3] is used as general I/O pin.	
2	R/W	Port A[2] Enable	
		0 = Port A[2] is used as KSCANI[2]. (default)	
		1 = Port A[2] is used as general I/O pin.	
1	R/W	Port A[1] Enable	
		0 = Port A[1] is used as KSCANI[1]. (default)	
		1 = Port A[1] is used as general I/O pin.	
0	R/W	Port A[0] Enable	
		0 = Port A[0] is used as KSCANI[0]. (default)	
		1 = Port A[0] is used as general I/O pin.	

9.14.2.9 Port B Data Register (BDATA)



Bits	Туре	Function
27	R/W	Port B[27] Enable
		Setting this bit makes the pin UART5Tx to be used as general digital I/O pin.
		0 = Port B[27] is used as UART5Tx. (default)
		1 = Port B[27] is used as general I/O pin.
26	R/W	Port B[26] Enable
		0 = Port B[26] is used as UART5Rx. (default)
		1 = Port B[26] is used as general I/O pin.
25	R/W	Port B[25] Enable
		0 = Port B[25] is used as nUDTR. (default)
		1 = Port B[25] is used as general I/O pin.
24	R/W	Port B[24] Enable
		0 = Port B[24] is used as nURTS. (default)
<u></u>	DAA	1 = Port B[24] is used as general I/O pin.
23	R/W	Port B[23] Enable
		0 = Port B[23] is used as nUCTS. (default)
00	DAA	1 = Port B[23] is used as general I/O pin.
22	R/W	Port B[22] Enable
		0 = Port B[22] is used as nUDSR. (default)
21	R/W	1 = Port B[22] is used as general I/O pin.
21	r/w	Port B[21] Enable 0 = Port B[21] is used as nUDCD. (default)
		1 = Port B[21] is used as general I/O pin.
20	R/W	Port B[20] Enable
20	1.1/11	0 = Port B[20] is used as nURING. (default)
		1 = Port B[20] is used as general I/O pin.
19	R/W	Port B[19] Enable
		0 = Port B[19] is used as TouchYN. (default)
		1 = Port B[19] is used as general I/O pin.
18	R/W	Port B[18] Enable
		0 = Port B[18] is used as TouchXN. (default)
		1 = Port B[18] is used as general I/O pin.
17	R/W	Port B[17] Enable
		0 = Port B[17] is used as TouchYP. (default)
		1 = Port B[17] is used as general I/O pin.
16	R/W	Port B[16] Enable
		0 = Port B[16] is used as TouchXP. (default)
		1 = Port B[16] is used as general I/O pin.
15	R/W	Port B[15] Enable
		0 = Port B[15] is un-used. (default)
		1 = Port B[15] is used as general I/O pin and HotSync input to PMU unit.
14	R/W	Port B[14] Enable
		0 = Port B[14] is un-used. (default)
10	DAA	1 = Port B[14] is used as general I/O pin and ToDeepSleep input to PMU unit.
13	R/W	Port B[13] Enable 0 = Port B[13] is used as IrDATx. (default)
		1 = Port B[13] is used as general I/O pin.
12	R/W	Port B[12] Enable
12	11/11	0 = Port B[12] is used as IrDARx. (default)
		1 = Port B[12] is used as general I/O pin.
11	R/W	Port B[11] Enable
		0 = Port B[11 is used as UART3Tx. (default)
		1 = Port B[11] is used as general I/O pin.
10	R/W	Port B[10] Enable
-	-	0 = Port B[10] is used as UART3Rx. (default)
		1 = Port B[10] is used as general I/O pin.
9	R/W	Port B[9] Enable
		0 = Port B[9] is used as UART2Tx. (default)
		1 = Port B[9] is used as general I/O pin.
8	R/W	Port B[8] Enable
		0 = Port B[8] is used as UART2Rx. (default)
		1 = Port B[8] is used as general I/O pin.

7	R/W	Port B[7] Enable
		0 = Port B[7] is used as SCPRES[1]. (default)
		1 = Port B[7] is used as general I/O pin.
6	R/W	Port B[6] Enable
		0 = Port B[6] is used as SCCLK[1]. (default)
_		1 = Port B[6] is used as general I/O pin.
5	R/W	Port B[5] Enable
		0 = Port B[5] is used as SCIO[1]. (default)
		1 = Port B[5] is used as general I/O pin.
4	R/W	Port B[4] Enable
		0 = Port B[4] is used as SCRST[1]. (default)
		1 = Port B[4] is used as general I/O pin.
3	R/W	Port B[3] Enable
		0 = Port B[3] is used as SCPRES[0]. (default)
		1 = Port B[3] is used as general I/O pin.
2	R/W	Port B[2] Enable
		0 = Port B[2] is used as SCCLK[0]. (default)
		1 = Port B[2] is used as general I/O pin.
1	R/W	Port B[1] Enable
		0 = Port B[1] is used as SCIO[0]. (default)
		1 = Port B[1] is used as general I/O pin.
0	R/W	Port B[0] Enable
		0 = Port B[0] is used as SCRST[0]. (default)
		1 = Port B[0] is used as general I/O pin.

9.14.2.17 Port C Data Register (CDATA)

0x8006.2040									
	15	14		1	0				
DATA, DIR, INTEN, STAT, EDGE, CLR, POL, ENABLE[15:0]									

9.14.2.18 Port C Direction Register (CDIR)

0x8006.2044

00	00.2044									
	15	14		1	0					
	DIR [15:0]									

9.14.2.19 Port C Interrupt Enable Register (CIE)

0x8006	5.2048			
	15	14	 1	0
	INTEN [15:0]			

9.14.2.20 Port C Interrupt Status Register (CSTAT)

0x800	0x8006.204C								
	15	14		1	0				
	STAT [15:0]								

9.14.2.21 Port C Edge Interrupt Register (CEDGE)

0x8006	6.2050			
	15	14	 1	0
	EDGE [15:0]			

9.14.2.22 Port C Interrupt Clear Register (CCLR)

0x8006.2054									
	15	14		1	0				
	CLR [15:0]								

9.14.2.23 Port C Interrupt Polarity Register (CPOL)

0x800	6.2058			
	15	14	 1	0
	POL [15:0]			

9.14.2.24 Port C Enable Register (CEN)

0x800	6.205C			
	15	14	 1	0
	ENABLE [15:0]			

Bits	Туре	Function
15	R/W	Port C[15] Enable
		Setting this bit makes the pin SMD[7] to be used as general digital I/O pin.
		0 = Port C[15] is used as SMD[7]. (default)
		1 = Port C[15] is used as general I/O pin.
14	R/W	Port C[14] Enable
		0 = Port C[14] is used as SMD[6]. (default)
		1 = Port C[14] is used as general I/O pin
13	R/W	Port C[13] Enable
		0 = Port C[13] is used as SMD[5]. (default)
		1 = Port C[13] is used as general I/O pin.
12	R/W	Port C[12] Enable
		0 = Port C[12] is used as SMD[4]. (default)
		1 = Port C[12] is used as general I/O pin.
11	R/W	Port C[11] Enable
		0 = Port C[11 is used as SMD[3]. (default)
		1 = Port C[11] is used as general I/O pin.
10	R/W	Port C[10] Enable
		0 = Port C[10] is used as SMD[2]. (default)
•	D 44/	1 = Port C[10] is used as general I/O pin.
9	R/W	Port C[9] Enable
		0 = Port C[9] is used as SMD[1]. (default)
0		1 = Port C[9] is used as general I/O pin.
8	R/W	Port C[8] Enable
		0 = Port C[8] is used as SMD[0]. (default)
7	R/W	1 = Port C[8] is used as general I/O pin.
1	r/w	Port C[7] Enable 0 = Port C[7] is used as nSMWP. (default)
		1 = Port C[7] is used as general I/O pin.
6	R/W	Port C[6] Enable
0	1.0, 4.4	0 = Port C[6] is used as nSMWE. (default)
		1 = Port C[6] is used as nonvel. (detail)
5	R/W	Port C[5] Enable
Ũ		0 = Port C[5] is used as nSMRE. (default)
		1 = Port C[5] is used as general I/O pin.
4	R/W	Port C[4] Enable
		0 = Port C[4] is used as nSMCE. (default)
		1 = Port C[4] is used as general I/O pin.
3	R/W	Port C[3] Enable
		0 = Port C[3] is used as SMCLE. (default)
		1 = Port C[3] is used as general I/O pin.
2	R/W	Port C[2] Enable
		0 = Port C[2] is used as SMALE. (default)
		1 = Port C[2] is used as general I/O pin.
1	R/W	Port C[1] Enable
		0 = Port C[1] is used as nSMRB. (default)
		1 = Port C[1] is used as general I/O pin.
0	R/W	Port C[0] Enable
		0 = Port C[0] is used as nSMCD. (default)
		1 = Port C[0] is used as general I/O pin.

9.14.2.25 Port D Data Register (DDATA)

0x8006.2060				
24	23		1	0
DATA, DIR,	MASK, STAT, EDGE	, CLR, POL, ENABLE[24:0]		
9 14 2 26	Port D Dire	ction Register (DDIR)		
<i>,</i>	I ON D DITO			
0x8006.2064				
24	23		1	0
DIR [24:0]				
9.14.2.27	Port D Inter	rupt Enable Register (DIE)		
0x8006.2068				
24	23		1	0
INTEN [24:	0]			
9.14.2.28	Port D Inter	rupt Status Register (DSTAT)		
0.0000.0000				
0x8006.206C 24	23		1	0
STAT [24:0]				U
0 1 4 2 20				
9.14.2.29	Port D Edge	e Interrupt Register (DEDGE)		
0x8006.2070				
24	23		1	0
EDGE [24:0)]			
9.14.2.30	Port D Inter	rupt Clear Register (DCLR)		
,	1 011 2 1110			
0x8006.2074				
24	23		1	0
CLR [24:0]				
9.14.2.31	Port D Inter	rupt Polarity Register (DPOL)		
0x8006.2078				
24	23		1	0
POL [24:0]				
0.14.0.00	D D D D			
9.14.2.32	Port D Enal	ble Register (DEN)		
0x8006.207C				
24	23		1	0
ENABLE [2				

Bits	Туре	Function
24	R/W	Port D[24] Enable
		Setting this bit makes the pin LD[7] to be used as general digital I/O pin.
		0 = Port D[24] is used as LD[7]. (default)
00		1 = Port D[24] is used as general I/O pin.
23	R/W	Port D[23] Enable
		0 = Port D[23] is used as LD[6]. (default)
22	R/W	1 = Port D[23] is used as general I/O pin. Port D[22] Enable
22	FX/W	0 = Port D[22] is used as LD[5]. (default)
		1 = Port D[22] is used as general I/O pin.
21	R/W	Port D[21] Enable
		0 = Port D[21] is used as LD[4]. (default)
		1 = Port D[21] is used as general I/O pin.
20	R/W	Port D[20] Enable
		0 = Port D[20] is used as LD[3]. (default)
		1 = Port D[20] is used as general I/O pin.
19	R/W	Port D[19] Enable
		0 = Port D[19] is used as LD[2]. (default)
		1 = Port D[19] is used as general I/O pin.
18	R/W	Port D[18] Enable
		0 = Port D[18] is used as LD[1]. (default)
17	R/W	1 = Port D[18] is used as general I/O pin.
17	R/W	Port D[17] Enable 0 = Port D[17] is used as LD[0]. (default)
		1 = Port D[17] is used as general I/O pin.
16	R/W	Port D[16] Enable
10	1011	0 = Port D[16] is used as LCDEN. (default)
		1 = Port D[16] is used as general I/O pin.
15	R/W	Port D[15] Enable
		0 = Port D[15] is used as LFP. (default)
		1 = Port D[15] is used as general I/O pin.
14	R/W	Port D[14] Enable
		0 = Port D[14] is used as LCP. (default)
		1 = Port D[14] is used as general I/O pin
13	R/W	Port D[13] Enable
		0 = Port D[13] is used as LBLEN. (default)
10		1 = Port D[13] is used as general I/O pin.
12	R/W	Port D[12] Enable 0 = Port D[12] is used as LAC. (default)
		1 = Port D[12] is used as general I/O pin.
11	R/W	Port D[11] Enable
		0 = Port D[11 is used as LLP. (default)
		1 = Port D[11] is used as general I/O pin.
10	R/W	Port D[10] Enable
		0 = Port D[10] is used as SCKE[1]. (default)
		1 = Port D[10] is used as general I/O pin.
9	R/W	Port D[9] Enable
		0 = Port D[9] is used as SCKE[0]. (default)
		1 = Port D[9] is used as general I/O pin.
8	R/W	Port D[8] Enable
		0 = Port D[8] is used as nSCS[1]. (default)
7		1 = Port D[8] is used as general I/O pin.
1	R/W	Port D[7] Enable 0 = Port D[7] is used as nSCS[0]. (default)
		1 = Port D[7] is used as general I/O pin.
6	R/W	Port D[6] Enable
-		0 = Port D[6] is used as nRAS. (default)
		1 = Port D[6] is used as general I/O pin.
5	R/W	Port D[5] Enable
		0 = Port D[5] is used as nCAS. (default)

4	R/W	Port D[4] Enable 0 = Port D[4] is used as SWE. (default)
3	R/W	1 = Port D[4] is used as general I/O pin. Port D[3] Enable
Ū		0 = Port D[3] is used as DQMU. (default)
		1 = Port D[3] is used as general I/O pin.
2	R/W	Port D[2] Enable
		0 = Port D[2] is used as DQML. (default)
		1 = Port D[2] is used as general I/O pin.
1	R/W	Port D[1] Enable
		0 = Port D[1] is used as nRCS[3]. (default)
		1 = Port D[1] is used as general I/O pin.
0	R/W	Port D[0] Enable
		0 = Port D[0] is used as nRCS[2]. (default)
		1 = Port D[0] is used as general I/O pin.

9.14.2.33 Port E Data Register (EDATA)

0x8006.2080				
15	14		1	0
DATA, DIR, IN	EN, STAT, EDGE	, CLR, POL, ENABLE [15:0]		
9.14.2.34 H	Port E Direc	tion Register (EDIR)		
0x8006.2084				
15	14		1	0
DIR [15:0]				
9.14.2.35 H	Port E Intern	rupt Enable Register (EIE)		
0x8006.2088				
15	14		1	0
INTEN [15:0]				
9.14.2.36 H	Port E Intern	rupt Status Register (ESTAT)		
0x8006.208C				
15	14		1	0
STAT [15:0]				
9.14.2.37 H	Port E Edge	Interrupt Register (EEDGE)		
0x8006.2090				
15	14		1	0
EDGE [15:0]				
9.14.2.38 H	Port E Intern	rupt Clear Register (ECLR)		
0x8006.2094				•
15 CLR [15:0]	14		1	0
6LK [13.0]				
9.14.2.39 H	Port E Intern	rupt Polarity Register (EPOL)		
0x8006.2098				•
15 DOI (15:0)	14		1	0
POL [15:0]				
	Port E Enab	le Register (EEN)		
0x8006 209C 15	14		1	0
ENABLE [15:0]			•	v

Bits	Туре	Function
15	R/W	Port E[15] Enable
		Setting this bit makes the pin PWM[1] to be used as general digital I/O pin.
		0 = Port E[15] is used as PWM[1]. (default)
		1 = Port E[15] is used as general I/O pin.
14	R/W	Port E[14] Enable
		0 = Port E[14] is used as PWM[0]. (default)
		1 = Port E[14] is used as general I/O pin
13	R/W	Port E[13] Enable
		0 = Port E[13] is used as TIEMR[3]. (default)
		1 = Port E[13] is used as general I/O pin.
12	R/W	Port E[12] Enable
		0 = Port E[12] is used as TIMER[2]. (default)
		1 = Port E[12] is used as general I/O pin.
11	R/W	Port E[11] Enable
		0 = Port E[11 is used as TIMER[1]. (default)
		1 = Port E[11] is used as general I/O pin.
10	R/W	Port E[10] Enable
		0 = Port E[10] is used as TIMER[0]. (default)
		1 = Port E[10] is used as general I/O pin.
9	R/W	Port E[9] Enable
		0 = Port E[9] is used as SDA. (default)
		1 = Port E[9] is used as general I/O pin.
8	R/W	Port E[8] Enable
		0 = Port E[8] is used as SCL. (default)
		1 = Port E[8] is used as general I/O pin.
7	R/W	Port E[7] Enable
		0 = Port E[7] is used as SPICLK[1]. (default)
		1 = Port E[7] is used as general I/O pin.
6	R/W	Port E[6] Enable
		0 = Port E[6] is used as nSPICS[1]. (default)
		1 = Port E[6] is used as general I/O pin.
5	R/W	Port E[5] Enable
		0 = Port E[5] is used as SPITx[1]. (default)
		1 = Port E[5] is used as general I/O pin.
4	R/W	Port E[4] Enable
		0 = Port E[4] is used as SPIRx[1]. (default)
		1 = Port E[4] is used as general I/O pin.
3	R/W	Port E[3] Enable
		0 = Port E[3] is used as SPICLK[0]. (default)
		1 = Port E[3] is used as general I/O pin.
2	R/W	Port E[2] Enable
		0 = Port E[2] is used as nSPICS[0]. (default)
		1 = Port E[2] is used as general I/O pin.
1	R/W	Port E[1] Enable
		0 = Port E[1] is used as SPITx[0]. (default)
		1 = Port E[1] is used as general I/O pin.
0	R/W	Port E[0] Enable
		0 = Port E[0] is used as SPIRx[0]. (default)
		1 = Port E[0] is used as general I/O pin.

11		10			1	0
ADBN	C[11:0]					
Bits	Туре	Function				
11	R/W	Port A[11] input de				
			port A[11] can be de-bounced by setting this bit		chanical jitter	. If this bit is cleare
			A[11] reflects the status of pin KSCANO[5] imme	ediately.		
			t is used directly. (default)			
			t is used after de-bouncing.			
10	R/W	Port A[10] input de				
			t is used directly. (default)			
			t is used after de-bouncing.			
9	R/W	Port A[9] input de-l				
			is used directly. (default)			
			is used after de-bouncing.			
8	R/W	Port A[8] input de-l				
			is used directly. (default)			
			is used after de-bouncing			
7	R/W	Port A[7] input de-l				
			is used directly. (default)			
			is used after de-bouncing			
6	R/W	Port A[6] input de-l				
			is used directly. (default)			
			is used after de-bouncing.			
5	R/W	Port A[5] input de-l				
			is used directly. (default)			
			is used after de-bouncing.			
4	R/W	Port A[4] input de-l				
			is used directly. (default)			
			is used after de-bouncing.			
3	R/W	Port A[3] input de-l				
			is used directly. (default)			
			is used after de-bouncing.			
2	R/W	Port A[2] input de-l				
			is used directly. (default)			
			is used after de-bouncing.			
1	R/W	Port A[1] input de-l				
			is used directly. (default)			
			is used after de-bouncing.			
0	R/W	Port A[0] input de-l				
			is used directly. (default)			
		1 = Port A[0] input	is used after de-bouncing.			

9.14.2.41 Port A De-Bounce Enable Register (ADEBE)

0x8006 20A4

9.14.2.42 Port B De-Bounce Enable Register (BDEBE)

0x8006.20A8

10.20A0			0
			BDBNC14
Bits	Туре	Function	
0	R/W	Port B[14] input de-bounce enable The input signal of port B[14] can be de-bounced by setting this bit to remove mechanical jitter. If the cleared, input signal of port B[14] reflects the status of pin GPIOB14 immediately. 0 = Port B[14] input is used directly. (default) 1 = Port B[14] input is used after de-bouncing.	his bit is

9.14.3 Operations

Throughout the operation description of each port, port A is used as an example port. All is same to other ports.

9.14.3.1 Configuring the pin

The DIR[n] bit in the ADIR register selects the direction of this pin. If DIR[n] is written logic one, port A[n] is configured as an input pin. If DIR[n] is written logic zero, port A[n] is configured as an output pin. Note that port A[n] can be used as an input or output pin only when ENABLE[n] bit in the AEN register is written logic one. Otherwise, port A[n] is used as an primary function pin.

9.14.3.2 Writing the pin value

Values written to ADATA register will be output on port A pins if the corresponding bits of port A direction register are zeros.

The pin of port A[n] is driven high when the DATA[n] bit in ADATA register is written logic one. And the pin of port A[n] is driven low when the DATA[n] is written logic zero.

9.14.3.3 Reading the pin value

Independent of the setting of data direction bit DIR[n], the port pin can be read through the ADATA register bit. In that case, ENABLE[n] bit in the AEN register must be written logic one to read the pin value. If ENABLE[n] bit is written logic zero, the pin value will be read as zero.

9.14.3.4 Alternate port functions

All port pins have alternate functions in addition to being general digital I/Os. The alternate function can be selected by clearing ENABLE[n] bit in each port enable register. If ENABLE[n] bit in the AEN register is written logic one, port A[n] is configured as an general digital I/O and if ENABLE[n] is written zero, port A[n] is used by alternate function block. For example if AEN[11:0] is written value 0xF00, port A[7:0] are used for keyboard function, and port A[11:8] are used as general I/Os.




Figure 9-68. Alternate port functions

9.14.3.5 External interrupt request

GPIO has 7 interrupt sources. Each port can be configured as 1 interrupt source except port B. That is, if any pin of port A makes an interrupt condition, an interrupt is requested form port A. In order to use a port A as an interrupt source, specify EDGE[n] bits in AEDGE register and POL[n] bits in APOL register according to interrupt type. And then set the INTEN[n] bits in AIE register to enable interrupt request. The usage of port C, D and E is same as port A.

Unlike other ports, port B has 3 interrupt sources.

- The first interrupt source comes from port B[27:16] or port B[13:0], and these port pins are used as normal external interrupt sources like other port pins.
 The second interrupt source is port B[15] (GPIOB[15]). GPIOB[15] is used to
- The second interrupt source is port B[15] (GPIOB[15]). GPIOB[15] is used to detect HotSync. When PMU is in DEEPSLEEP or SLEEP modes, the interrupt of port B[15] makes the PMU wake-up.
- And the third interrupt source is port B[14] (GPIOB[14]). GPIOB[14] is required to make the operating mode of PMU unit go to DEEPSLEEP mode. Changing the operation mode of PMU unit is software's responsibility. That is, when GPIOB[14] triggers an interrupt, the interrupt handler forces the PMU to enter DEEPSLEEP mode.




Figure 9-69. Interrupt request

There are 4 cases to trigger an interrupt, and the sequence to trigger an interrupt is shown below. Port A is used to be an interrupt source. Note that interrupt clear methods are different according to the triggering condition.

A high level of port pin

- Decide port pins to be interrupt sources.
- Write zeros to the selected bits in APOL register.
- Write zeros to the selected bits in AEDGE register.
- Enable interrupts by writing ones to the selected bits in AIE register.
- If interrupt is requested, the external port pin must be changed to low level to clear interrupt request.

A low level of port pin

- Decide port pins to be interrupt sources.
- Write ones to the selected bits in APOL register.
- Write zeros to the selected bits in AEDGE register.
- Enable interrupts by writing ones to the selected bits in AIE register.
- If interrupt is requested, the external port pin must be changed to high level to clear interrupt request.

A rising edge of port pin

- Decide port pins to be interrupt sources.
- Write zeros to the selected bits in APOL register.
- Write ones to the selected bits in AEDGE register.
- Enable interrupts by writing ones to the selected bits in AIE register.
- If interrupt is requested, the handler writes one to ACLR register (corresponding bit position).

A falling edge of port pin

- Decide port pins to be interrupt sources.
- Write ones to the selected bits in APOL register.
- Write ones to the selected bits in AEDGE register.
- Enable interrupts by writing ones to the selected bits in AIE register.
- If interrupt is requested, the handler writes one to ACLR register (corresponding bit position).

Interrupt Name	Configurable Bits	
GPIOAINT	Port A[11:0]	
GPIOBINT	Port B[27:0]	
GPIOCINT	Port C[15:0]	
GPIODINT	Port D[24:0]	
GPIOEINT	Port E[15:0]	
GPIOB14INT	Port B[14], Deep Sleep interrupt	
GPIOB15INT	Port B[15], Hotsync interrupt	

Table 9-22. Interrupt sources of I/Os (to interrupt controller unit)

9.14.3.6 De-bouncing port A and port B[14]

All pins of port A and GPIOB[14] can be de-bounced before being used as input signals. If ADBNC[n] bit in ADEBE register is written logic one, the input signal of port A[n] is de-bounced by a slow clock, and the de-bounced signal is used in alternate function block or interrupt source of port A[n]. Also, the read value of port A[n] is de-bounced signal.

In port B, only GPIOB[14] can be de-bounced.




Figure 9-70. De-bouncing of port A

9.14.4 GPIO Rise and Fall Time

This sections describes the rise and fall time of each pad pin.

The pad library cells used in HMS30C7210 are symbolized as PC3B01, PC3B03 and PT3B03. PC3B01 and PC3B03 cells are three state CMOS input/output pads with AC drive capability of 1x and 3x. PT3B03 cells are three state TTL input/output pads with DC drive capability of 8mA.

The following 2 figures depicts pad organization and waveform respectively. And these figures are used to explain timing symbols.

The symbol tCMOS or tTTL mean the propagation delay from I to PAD of CMOS or TTL pad and tOEN means the propagation delay from OEN to PAD of each pad cell.




Figure 9-71. Pad organization




Figure 9-72. Timing diagram of bi-directional pad (CMOS or TTL)

The propagation delay listed in the following table is rounded off to three decimal places.

Port Name		50pF		100pF		150pF	
		Rise(ns)	Fall(ns)	Rise(ns)	Fall(ns)	Rise(ns)	Fall(ns)
PC3B01	tCMOS	5.60	4.94	9.80	8.29	14.01	11.64
	tOEN	5.92	4.25	10.10	7.63	14.29	11.02
PC3B03	tCMOS	3.60	3.74	5.71	5.39	7.82	7.04
	tOEN	3.84	2.53	5.93	4.21	8.02	5.90
PT3B03	tTTL	2.71	2.74	4.17	3.87	5.63	5.00
	tOEN	3.28	1.96	4.72	3.12	6.15	4.27

Table 9-23. Propagation delays (ns) for sample pad loads

10 DEBUG AND TEST INTERFACE

10.1 Overview

The HMS30C7210 has built-in features that enable debug and test in a number of different contexts. Firstly, there are circuit structures to help with software development. Secondly, the device contains boundary scan cells for circuit board test. Finally, the device contains some special test modes that enable the generation production patterns for the device itself.

10.2 Software Development Debug and Test Interface

The ARM720T processors incorporated inside HMS30C7210 contain hardware extensions for advanced debugging features. These are intended to ease user development and debugging of application software, operating systems, and the hardware itself.

Full details of the debug interfaces and their programming can be found in ARM720T Data Sheet (ARM DDI-0087). The MultiICE product enables the ARM720T macrocells to be debugged in one environment. Refer to Guide to MultiICE (ARM DUI-0048).

10.3 Test Access Port and Boundary-Scan

HMS30C7210 contains full boundary scan on its inputs and outputs to help with circuit board test. This supports both INTEST and EXTEST, allowing patterns to be applied serially to the HMS30C7202 when fixed in a board and for full circuit board connection respectively. The boundary-scan interface conforms to the IEEE Std. 1149.1- 1990, Standard Test Access Port and Boundary-Scan Architecture. (Please refer to this standard for an explanation of the terms used in this section and for a description of the TAP controller states.) The boundary-scan interface provides a means of testing the core of the device when it is fitted to a circuit board, and a means of driving and sampling all the external pins of the device irrespective of the core state. This latter function permits testing of both the device's electrical connections to the circuit board, and (in conjunction with other devices on the circuit board having a similar interface) testing the integrity of the circuit board connections between devices. The interface intercepts all external connections within the device, and each such "cell" is then connected together to form a serial register (the boundary scan register). The whole interface is controlled via 5 dedicated pins: TDI, TMS, TCK, nTRST and TDO. Figure 11-1: Test Access Port (TAP) Controller State Transitions shows the state transitions that occur in the TAP controller.




Figure 10-1. Test Access Port(TAP) Controller State Transitions

10.3.1 Reset

The boundary-scan interface includes a state-machine controller (the TAP controller). A pulldown resistor is included in the **nTRST** pad which holds the TAP controller state machine in a safe state after power up. In order to use the boundary scan interface, **nTRST** should be driven HIGH to take the TAP state machine out of reset.

The action of reset (either a pulse or a DC level) is as follows:

• System mode is selected (i.e. the boundary scan chain does NOT intercept any of the signals passing between the pads and the core).

• IDcode mode is selected. If **TCK** is pulsed, the contents of the ID register will be clocked out of **TDO**.

Note The TAP controller inside HMS30C7210 contains a scan chip register which is reset to the value b0011 thus selecting the boundary scan chain. If this register is programmed to any value other than b0011, then it must be reprogrammed with b0011 or a reset applied before boundary scan operation can be attempted.

10.3.2 Pull-up Register

The IEEE 1149.1 standard requires pullup resistors in the input pins. However, to ensure safe operation an internal pulldown is present in the **nTRST** pin and therefore will have to be driven HIGH when using this interface.

Pin Name	Internal Resistor
TCLK	Pull-up
nTRST	Pull-down
TMS	Pull-up
TDI	Pull-up

10.3.3 Instruction Register

The instruction register is 4 bits in length.

There is no parity bit. The fixed value loaded into the instruction register during the CAPTURE-IR controller state is: 0001.

10.3.4 Public Instructions

The following public instructions are supported:

Instruction	Binary Code
EXTEST	0000
SAMPLE/PRELOAD	0011
CLAMP	0101
HIGHZ	0111
CLAMPZ	1001
INTEST	1100
IDCODE	1110
BYPASS	1111

In the descriptions that follow, **TDI** and **TMS** are sampled on the rising edge of **TCK** and all output transitions on **TDO** occur as a result of the falling edge of **TC**K.

EXTEST (0000)

The BS (boundary-scan) register is placed in test mode by the EXTEST instruction. The EXTEST instruction connects the BS register between **TDI** and **TDO**. When the instruction register is loaded with the EXTEST instruction, all the boundary-scan cells are placed in their test mode of operation.

In the CAPTURE-DR state, inputs from the system pins and outputs from the boundary-scan output cells to the system pins are captured by the boundary-scan cells. In the SHIFT-DR state, the previously captured test data is shifted out of the BS register via the **TDO** pin, whilst new test data is shifted in via the **TDI** pin to the BS register parallel input latch. In the UPDATE-DR state, the new test data is transferred into the BS register parallel output latch. Note that this data is applied immediately to the system logic and system pins. The first EXTEST vector should be clocked into the boundary-scan register, using the SAMPLE/PRELOAD instruction, prior to selecting EXTEST to ensure that known data is applied to the system logic.

SAMPLE/PRELOAD (0011)

The BS (boundary-scan) register is placed in normal (system) mode by the SAMPLE/PRELOAD instruction.

The SAMPLE/PRELOAD instruction connects the BS register between **TDI** and **TDO**. When the instruction register is loaded with the SAMPLE/PRELOAD instruction, all the boundary-scan cells are placed in their normal system mode of operation.

In the CAPTURE-DR state, a snapshot of the signals at the boundary-scan cells is taken on the rising edge of **TCK**. Normal system operation is unaffected. In the SHIFT-DR state, the sampled test data is shifted out of the BS register via the **TDO** pin, whilst new data is shifted in via the **TDI** pin to preload the BS register parallel input latch. In the UPDATE-DR state, the preloaded data is transferred into the BS register parallel output latch. Note that this data is not applied to the system logic or system pins while the SAMPLE/PRELOAD instruction is active. This instruction should be used to preload the boundary-scan register with known data prior to selecting the INTEST or EXTEST instructions.

CLAMP (0101)

The CLAMP instruction connects a 1 bit shift register (the BYPASS register) between **TDI** and **TDO**. When the CLAMP instruction is loaded into the instruction register, the state of all output signals is defined by the values previously loaded into the boundary-scan register. A guarding pattern should be pre-loaded into the boundary-scan register using the SAMPLE/PRELOAD instruction prior to selecting the CLAMP instruction. In the CAPTURE-DR state, a logic 0 is captured by the bypass register. In the SHIFT-DR state, test data is shifted into the bypass register via **TDI** and out via **TDO** after a delay of one **TCK** cycle. Note that the first bit shifted out will be a zero. The bypass register is not affected in the UPDATE-DR state.

HIGHZ (0111)

The HIGHZ instruction connects a 1 bit shift register (the BYPASS register) between **TDI** and **TDO**. When the HIGHZ instruction is loaded into the instruction register, all outputs are placed in an inactive drive state. In the CAPTURE-DR state, a logic 0 is captured by the bypass register. In the SHIFT-DR state, test data is shifted into the bypass register via **TDI** and out via **TDO** after a delay of one **TCK** cycle. Note that the first bit shifted out will be a zero. The bypass register is not affected in the UPDATE-DR state.

CLAMPZ (1001)

The CLAMPZ instruction connects a 1 bit shift register (the BYPASS register) between **TDI** and **TDO**. When the CLAMPZ instruction is loaded into the instruction register, all outputs are placed in an inactive drive state, but the data supplied to the disabled output drivers is derived from the boundary-scan cells. The purpose of this instruction is to ensure, during production testing, that each output driver can be disabled when its data input is either a 0 or a 1. A guarding pattern (specified for this device at the end of this section) should be pre-loaded into the boundary-scan register using the SAMPLE/PRELOAD instruction prior to selecting the CLAMPZ instruction. In the CAPTURE-DR state, a logic 0 is captured by the bypass register. In the SHIFT-DR state, test data is shifted into the bypass register via **TDI** and out via **TDO** after a delay of one **TCK** cycle.

Note that the first bit shifted out will be a zero. The bypass register is not affected in the UPDATE-DR state.

INTEST (1100)

The BS (boundary-scan) register is placed in test mode by the INTEST instruction. The INTEST instruction connects the BS register between TDI and TDO. When the instruction register is loaded with the INTEST instruction, all the boundary-scan cells are placed in their test mode of operation. In the CAPTURE-DR state, the complement of the data supplied to the core logic from input boundary-scan cells is captured, while the true value of the data that is output from the core logic to output boundary- scan cells is captured. Note that CAPTURE-DR captures the complemented value of the input cells for testability reasons. In the SHIFT-DR state, the previously captured test data is shifted out of the BS register via the **TDO** pin, whilst new test data is shifted in via the TDI pin to the BS register parallel input latch. In the UPDATE-DR state, the new test data is transferred into the BS register parallel output latch. Note that this data is applied immediately to the system logic and system pins. The first INTEST vector should be clocked into the boundary-scan register, using the SAMPLE/PRELOAD instruction, prior to selecting INTEST to ensure that known data is applied to the system logic. Single-step operation is possible using the INTEST instruction.

IDCODE (1110)

The IDCODE instruction connects the device identification register (or ID register) between **TDI** and **TD**O. The ID register is a 32-bit register that allows the manufacturer, part number and version of a component to be determined through the TAP. The IDCODE returned will be that for the ARM720T core. When the instruction register is loaded with the IDCODE instruction, all the boundary-scan cells are placed in their normal (system) mode of operation. In the CAPTURE-DR state, the device identification code (specified at the end of this section) is captured by the ID register. In the SHIFT-DR state, the previously captured device identification code is shifted out of the ID register via the **TDO** pin, whilst data is shifted in via the **TDI** pin into the ID register. In the UPDATE-DR state, the ID register is unaffected.

BYPASS (1111)

The BYPASS instruction connects a 1 bit shift register (the BYPASS register) between**TDI** and **TD**O. When the BYPASS instruction is loaded into the instruction register, all the boundary-scan cells are placed in their normal (system) mode of operation. This instruction has no effect on the system pins. In the CAPTURE-DR state, a logic 0 is captured by the bypass register. In the SHIFT-DR state, test data is shifted into the bypass register via **TDI** and out via **TDO** after a delay of one **TCK** cycle. Note that the first bit shifted out will be a zero. The bypass register is not affected in the UPDATE-DR state.

10.3.5 Test Data Register




Figure 10-2. Boundary Scan Block Diagram

Bypass Register

Purpose: This is a single bit register which can be selected as the path between **TDI** and **TDO** to allow the device to be bypassed during boundary-scan testing. Length: 1 bit

Operating Mode: When the BYPASS instruction is the current instruction in the instruction register, serial data is transferred from **TDI** to **TDO** in the SHIFT-DR state with a delay of one **TCK** cycle.

There is no parallel output from the bypass register.

A logic 0 is loaded from the parallel input of the bypass register in the CAPTURE-DR state.

Boundary Scan (BS) Register


Purpose: The BS register consists of a serially connected set of cells around the periphery of the device, at the interface between the core logic and the system input/output pads. This register can be used to isolate the core logic from the pins and then apply tests to the core logic, or conversely to isolate the pins from the core logic and then drive or monitor the system pins. Operating modes: The BS register is selected as the register to be connected between **TDI** and **TDO** only during the SAMPLE/PRELOAD, EXTEST and INTEST instructions. Values in the BS register are used, but are not changed, during the CLAMP and CLAMPZ instructions. In the normal (system) mode of operation, straight-through connections between the core logic and pins are maintained and normal system operation is unaffected. In TEST mode (i.e. when either EXTEST or INTEST is the currently selected instruction), values can be applied to the core logic outputs respectively. On the HMS30C7202 all of the boundary scan cells include an update register and thus all of the pins can be controlled in the above manner.

Additional boundary-scan cells are interposed in the scan chain in order to control the enabling of tristateable buses. The values stored in the BS register after power-up are not defined. Similarly, the values previously clocked into the BS register are not guaranteed to be maintained across a Boundary Scan reset (from forcing **nTRST** LOW or entering the Test Logic Reset state).

Single-step Operation

HMS30C7210 is a static design and there is no minimum clock speed. It can therefore be single-stepped while the INTEST instruction is selected and the PLLs are bypassed.

This can be achieved by serializing a parallel stimulus and clocking the resulting serial vectors into the boundary-scan register. When the boundary-scan register is updated, new test stimuli are applied to the core logic inputs; the effect of these stimuli can then be observed on the core logic outputs by capturing them in the boundary-scan register.



10.3.6 Boundary Scan Interface Signals

Figure 10-3. Boundary Scan General Timing




Figure 10-4. Boundary Scan Tri-state Timing




Figure 10-5. Boundary Scan Reset Timing

Symbol	Parameter	Min	Max
Tbscl	TCK low period	50	-
Tbsch	TCK high period	50	-
Tbsis	TMS, TDI setup to TCKr	0	-
Tbsih	TMS, TDI hold from TCKr	2	-
Tbsoh	TDO output hold from TCKf	3	-
Tbsod	TDO output delay from TCKf	-	20
Tbsss	Test mode Data in setup to TCKr	2	-
Tbssh	Test mode Data in hold from TCKf	5	-
Tbsdh	Test mode Data out hold from TCKf	3	-
Tbsdd	Test mode Data out delay from TCKf	-	20
Tbsoe	TDO output enable delay from TCKf	2	15
Tbsoz	Test mode Data enable delay from TCKf	2	15
Tbsde	TDO output disable delay from TCKf	2	15
Tbsdz	Test mode Data disable delay from TCKf	2	15
Tbsr	NTRST minimun pulse width	25	-
Tbsrs	TMS setup to nTRSTr	20	-
Tbsrh	TMS hold from nTRSTr	20	-

The AC parameters are based on simulation results using 0.0pf circuit signal loads. Delays should be calculated using manufacturers output derating values for the actual circuit capacitance loading. The correspondence between boundary-scan cells and system pins, system direction controls and system output enables is shown below. The cells are listed in the order in which they are connected in the boundary-scan register, starting with the cell closest to TDI. All outputs are three-state outputs. All boundary-scan register cells at input pins can apply tests to the on-chip system logic.

EXTEST/CLAMP guard values specified in the table below should be clocked into the boundary-scan register (using the SAMPLE/PRELOAD instruction) before the EXTEST, CLAMP or CLAMPZ instructions are selected to ensure that known data is applied to the system logic during the test. The INTEST guard values shown in the table below should be clocked into the boundary-scan register (using the SAMPLE/PRELOAD instruction) before the INTEST instruction is selected to ensure that all outputs are disabled. An asterisk in the guard value column indicates that any value can be submitted (as test requires), but ones and zeros should always be placed as shown.

11 ELECTRICAL CHARACTERISTICS

11.1 Absolute Maximum Ratings

Symbol	Parameter	Typical	Units	Condition
Prun	RUN Mode Power	85	mA	Core / IO / Analog VDD = @3.3V
				CPU freq. = 60MHz, ASB freq. = 30MHz
P _{SLOW}	SLOW Mode Power	83	mA	Core / IO / Analog VDD = @3.3V
				CPU freq. = 30MHz, ASB freq. = 30MHz
PIDLE	IDLE Mode Power	62	mA	Core / IO / Analog VDD = @3.3V
				CPU freq. = 0MHz, ASB freq. = 30MHz
Ppd	Deep-Sleep Mode Power	1.0	uA	@ 3.3V, Room temperature, All other I/O static
PRTC	RTC Power	6.2	uA	RTC power = @ 3.0V, Room temperature
				X-tal = 32.768KHz for RTC

Table 11-1. Maximum Ratings

NOTE :

Core / IO / Analog VDD are 3.3V and Operating frequency is 60MHz. (In Room temperature) RUN / SLOW / IDLE condition is 8KB unified Cache on / MMU on, Code on Internal SRAM, LCD on (320x240, mono, 4bpp, STN). RTC Power is independent. RTC can be operated in system power off mode. At this time RTC power is connected to a battery (3.0V). RUN / SLOW / IDLE / DEEPSLEEP Power consumption is estimated without RTC power dissipation.

Recommended Operating Range

Symbol	Parameter	Min	Мах	Units
Core VDD (3.3V)	DC Power Supply Voltage (3.3V)	3.0	3.6	V
I/O VDD (3.3V)	DC Power Supply Voltage (3.3V)	3.0	3.6	V
TOPR	Operating Temperature (Industrial Temperature)	-40	85	°C

Table 11-2. Operating Range

11.2 DC characteristics

All characteristics are specified at Vdd=3.0 to 3.6 volts ans Vss=0 volts, over an operating temperature range of 0 to 100 $^\circ\text{C}$

CMOS Pins

		0°C	100 °C	Conditions	
Symbol	Parameter	Min	Max	VDD	
VIL	Low-level Input Voltage	-0.5V	0.3xVDD	2.7V to 3.6V	Guaranteed Input Low Voltage
Vih	High-level Input Voltage	0.7xVDD	VDD+0.5V	2.7V to 3.6V	Guaranteed Input High Voltage
Vol	Low-level Output Voltage	-	VSS+0.1V	2.7V	IOL = 0.8mA
VOH	High-level Output Voltage	VDD-0.1V	-	2.7V	IOH = 0.8mA
1	Input Current at maximum voltage	-	1mA	2.7V to 3.6V	Input = 5.5V

Table 11-3. CMOS signal pin characteristics

TTL Compatible Pin

		0°C	100 °C	Conditions	
Symbol	Parameter	Min	Max	VDD	
V _{IL}	Low-level Input Voltage	-0.5V	0.8V	2.7V to 3.6V	Guaranteed Input Low Voltage
VIH	High-level Input Voltage	2.0V	VDD+0.5V	2.7V to 3.6V	Guaranteed Input High Voltage
Vol	Low-level Output Voltage	-	0.4V	2.7V	IOL,2 to 0.8mA Depending on Cell
Vон	High-level Output Voltage	2.4V	-	2.7V	IOH,2 to 0.8mA Depending on Cell
l _l	Input Current at maximum voltage	-	1mA	2.7V to 3.6V	Input = 5.5V

Table 11-4. TTL signal pin characteristics

I/O Circuit Pull-up Pin

The following current values are used for I/Os with internal pull-up devices.

	Min Current (at pad = 0V)	Max Current (at pad = 0V)
3.3V Pull-up	-30uA	-146uA
Equivalent resistance	88.3k Ohms	22.6k Ohms

I/O Circuit Pull-down Pin

The following current values are used for I/Os with internal pull-down devices.

	Min Current (at pad = 2.65V)	Max Current (at pad = 3.6V)
3.3V Pull-down	31uA	159uA
Equivalent resistance	85.5k Ohms	22.6k Ohms

Symbol	Paramter	Test Condition	Minimum	Typical	Maximum	Unit
		aclk = 3.704MHz				
	Normal	Input = avref		4.0		mA
l _{dd}		Fin = 4kHz ramp				
	Power Down	aclk = 3.704MHz			40	uA
an*	Analog Input Voltage		AVSS		avref	V
Accuracy	Resolution				10	Bits
INL	Integral Non-linearity	aclk = 3.704MHz Input = 0-avref(V) (Fin = 4kHz ramp)			±2.0	LSB
DNL	Differential Non-linearity	aclk = 3.704MHz Input = 0-avref(V) (Fin = 4kHz ramp)			±1.0	LSB
SNR	Signal-to-Noise Ratio	Fsample = 231.5ksps Fin = 4KHz	50	54		dB
SNDR	Signal-to-Noise Distortion Ratio		48	52		dB
aclk				3.704		MHz
tc	Conversion Time		1	4	8	us
avref*	Analog Reference Voltage				AVDD	V
T _{cal}	Power-up Time	Calibration time	1.2			ms
THD	Total Harmonic Distortion		50	54		dB
AVDD*	Analog Power		3.0	3.3	3.6	V
DVDD	Digital Power		3.0	3.3	3.6	V
Fin	Analog Input Frequency				60	KHz

11.3 A/D Converter Electrical Characteristics

Table 11-5. A/D converter characteristics

■ AVSS \leq an0~3 \leq avref \leq AVDD

12 APPENDIX

The Method of clearing Status register

Peri. Name	Register Name	Width	Address	Method of clearing
PMU	PMURSR	27	0x8001.0020	Write "1"
*LCD	LcdStatus	4	0x8005.2004	Write "1"
INTC	STATUS	29	0x8005.0008	Clear interrupt source
USB	INTSTAT	20	0x8005.100C	Write "1"
ADCIF	ADCISR	3	0x8005.3010	Write "1"
**UART(Smart Card)	LSR	8	UxBase+0x14	Read register
	MSR	8	UxBase+0x18	
***SSI	SSPSR	5	SSIBase+0x0c	Write "1"
SMC	SMCSTAT	32	0x8005.C01C	Write "0"
TIMER	TOPSTAT	4	0x8005.D084	Write "1"
	T(0/1/2/3)STAT	1	0x8005.D0(0/2/4/6)C	
Watchdog Timer	WDTSTAT	2	0x8005.E004	Read register
RTC	RTCSTAT	3	0x8005.F004	Write "1"
2WSI	STATUSREG	16	0x8006.0008	Write "1"
Matrix KBD	KBSR	1	0x8006.1018	Write "1"

* LCD (Method of clearing) – reference : 9.1.2.2 LCD Controller Status/Mask and Interrupt Registers (LcdStatus, LcdStatusM, and LcdInterrupt)

- LcdStatus[3] : Write anything at LcdDBAR register or Enable LcdEn signal at Lcd control register[0]
- LcdStatus[2] : Write "1"
- LcdStatus[1] : Write anything at LcdDBAR register
- LcdStatus[0] : Write "1"

** UART (Address)

- UxBase : 0x8005.4000 (UART0), 0x8005.5000 (UART1), 0x8005.6000 (UART2), 0x8005.7000 (UART3),
- 0x8005.8000 (UART4), 0x8005.9000 (UART5)

*** SSI (Address)

■ SSIBase: 0x8005.A000 (SSI0), 0x8005.B000(SSI1)