**4-BIT SINGLE CHIP MICROCOMPUTERS** 

# HMS38112/39112 USER`S MANUAL

- HMS38112
- HMS39112

VER. 1.00 Published by MCU Application Team in MagnaChip Semiconductor Ltd. Co., Ltd. © MagnaChip Semiconductor Ltd. 2004 All Right Reserved.

Additional information of this manual may be served by MagnaChip Semiconductor Ltd. Offices in Korea or Distributors and Representative listed at address directory.

MagnaChip Semiconductor Ltd. reserves the right to make changes to any Information here in at any time without notice.

The information, diagrams, and other data in this manual are correct and reliable; however, MagnaChip Semiconductor Ltd. is in no way responsible for any violations of patents or other rights of the third party generated by the use of this manual.

HMS38112	1	
HMS39112	2	
ARCHITECTURE	3	
INSTRUCTION	4	
APPLICATION	5	

# CHAPTER 1. HMS38112

#### **Outline of characteristics**

The HMS38112 is remote control transmitter which uses CMOS technology This enables transmission code outputs of different configurations, multiple custom code output, and double push key output for easy fabrication. The HMS38112 is suitable for remote control of TV, VCR, FANS, Air-conditioners, Audio Equipments, Toys, Games etc.

#### Characteristics

- Program memory : 1,024 bytes
- Data memory :  $32 \times 4$  bits
- 43 types of instruction set
- 3 levels of subroutine nesting
- Operating frequency : 2.4MHz ~ 4MHz
- Instruction cycle : f<sub>osc</sub>/48
- CMOS process (Single 3.0V power supply)
- Stop mode (Through internal instruction)
- Released stop mode by key input(mask option)
- Built in Power-on Reset circuit
- Built in Transistor for I.R LED Drive :  $I_{OL}$ =250mA at  $V_{DD}$ =3V and  $V_{O}$ =0.3V
- Built in Low Voltage reset circuit
- Built in a watch dog timer (WDT)
- Low operating voltage : 2.0 ~ 3.6V
- 20 pin PDIP/SOP/SSOP package

#### **Block Diagram**





Fig 1-1 Block Diagram

# Pin Assignment



(20 PIN)

# **Pin Dimension**




Fig 1-4. 20SOP (300MIL) Pin Dimension (UNIT : mm)




Fig 1-5. 20SSOP (150MIL) Pin Dimension (UNIT : inch)


# Pin Description and Circuit

#### **Pin Description**

Pin	I/O	Function			
VDD	-	Connected to 2.0~ 3.6V power supply			
GND	-	Connected to 0V power supply.			
K0 ~ K3	Input	4-bit input port with built in pull-up resistor. STOP mode is released by "L" input of each pin.			
D0 ~ D5	Output	Each can be set and reset independently. The output is the structure of N-channel-open-drain.			
R0 ~ R1	Input	2-bit input port with built in pull-up resistor. STOP mode is released by "L" input of each pin.			
R2 ~ R3	I/O	2-bit I/O port. (Input mode is set only when each of them output "H".) In outputting, each can be set and reset independently(or at once.) The output is in the form of C-MOS. STOP mode is released by "L" input of each pin.			
OSC1	Input	Oscillator input. Input to the oscillator circuit and connection point for ceramic resonator. A feedback resistor is connected between this pin and OSC2.			
OSC2	Output	Connect a resonator between this pin and OSC1.			
PGND	-	Ground pin for internal high current N-channel transistor. (connected to GND)			
REMOUT	Output	High current output port for driving I.R.LED. The output is in the form N-channel open drain.			

**Pin Circuit** 

Pin	I/O	I/O circuit	Note
R0 ~ R1	I		- Built in MOS Tr for pull-up, about 140kΩ.
R2 ~ R3	I/O	pull-up	- CMOS output. - "H" output at reset. - Built in MOS Tr for pull-up, about 140kՁ.
K0 ~ K3	I	pull-up	- Built in MOS Tr for pull-up, about 140kՋ.
D0 ~ D5	0		<ul> <li>Open drain output.</li> <li>"L" output at reset.</li> <li>D0~D3 are "L" output at STOP MODE</li> <li>D4 ~D5 pins "Low" or keep before stop mode at STOP MODE (option)</li> </ul>
REMOUT	0	REMOUT PGND TIM DATA	<ul> <li>Open drain output</li> <li>Output Tr. Disable at reset.</li> </ul>



#### **Optional Features**

The HMS38112 offers the following optional features.

These options are masked.

- I/O terminals having pull-up resistor : R2 ~ R3
- Input terminals having STOP release mode : K0 ~ K3, R0 ~ R3
- Output form at STOP mode : D4 ~D5 pins "L" or keep before stop mode

# **Electrical Characteristics**

#### Absolute maximum ratings (Ta = 25℃)

Parameter	Symbol	Max. rating	Unit
Supply Voltage	V <sub>DD</sub>	-0.3 ~ 5.0	V
Power dissipation	P <sub>D</sub>	700 *	mW
Storage temperature range	Tstg	-55 ~ 125	°C
Input voltage	V <sub>IN</sub>	-0.3 ~ V <sub>DD</sub> +0.3	V
Output voltage	V <sub>OUT</sub>	-0.3 ~ V <sub>DD</sub> +0.3	V

\* Thermal derating above 25  $^\circ\!\!{\rm C}$  : 6mW per degree  $^\circ\!\!{\rm C}$  rise in temperature.

#### **Recommended operating condition**

Parameter	Symbol	Condition	Rating	Unit
Supply Voltage	V <sub>DD</sub>	2.4MHz ~ 4MHz	2.0 ~ 3.6	V
Operating temperature	Topr	-	-20 ~ +70	Ĉ


Parameter		Symbol		Limits		Unit	Condition
		Symbol	Min.	Тур.	Max.	Onic	Condition
Input H current		I <sub>IH</sub>	-	-	1	uA	VI=V <sub>DD</sub>
K Pull-up Resis	tance	R <sub>PU1</sub>	70	140	300	kΩ	VI=GND
R Pull-up Resis	stance	R <sub>PU2</sub>	70	140	300	kΩ	VI=GND, Output off
Feedback Resis	stance	R <sub>FD</sub>	0.3	1.0	3.0	MΩ	V <sub>OSC1</sub> =GND, V <sub>OSC2</sub> =VDE
K, R input H vol	tage	V <sub>IH1</sub>	2.1	-	-	V	-
K, R input L volt	age	V <sub>IL1</sub>	-	-	0.9	V	-
D. R output L vo	oltage	V <sub>OL2</sub> *1	-	0.15	0.4	V	I <sub>OL</sub> =3mA
OSC2 output L	voltage	V <sub>OL3</sub>	-	0.4	0.9	V	I <sub>OL</sub> =150uA
OSC2 output H	voltage	V <sub>OH3</sub>	2.1	2.5	-	V	I <sub>OH</sub> =-150uA
REMOUT output	t L current	I <sub>OL1</sub>		250		mA	V <sub>OL</sub> =0.3V
REMOUT leaka	age current	I <sub>OLK1</sub>	-	-	1	uA	V <sub>0UT</sub> =V <sub>DD</sub> , Output off
D, R output leak	age current	I <sub>OLK2</sub>	-	-	1	uA	V <sub>0UT</sub> =V <sub>DD</sub> , Output off
Current on STO	P mode	I <sub>STP</sub>	-	-	1	uA	At STOP mode
Operating suppl	y current	I <sub>DD</sub> *2	-	0.5	1.5	mA	f <sub>OSC</sub> =4MHz
System clock frequency	f <sub>OSC</sub> /48	f <sub>osc</sub>	2.4	-	4	MHz	MHZ version

# Electrical characteristics (Ta=25 $^{\circ}$ C, V<sub>DD</sub>= 3V)

\*1 Refer to Fig.1-6 <  $I_{OL2}$  vs.  $V_{OL2}$  Graph>

\*2  $I_{DD}$  is measured at RESET mode.

Fig 1-6.  $\rm I_{OL2}$  vs.  $\rm V_{OL2}\,$  Graph. ( D, R Port )



HMS38112	1	
HMS39112	2	
ARCHITECTURE	3	
INSTRUCTION	4	
APPLICATION	5	

# CHAPTER 2. HMS39112

#### **Outline of characteristics**

The HMS39112 is remote control transmitter which uses CMOS technology This enables transmission code outputs of different configurations, multiple custom code output, and double push key output for easy fabrication. The HMS39112 is suitable for remote control of TV, VCR, FANS, Air-conditioners, Audio Equipments, Toys, Games etc. It is possible to structure the 8 x 7 key matrix.

#### Characteristics

- Program memory : 1,024 bytes
- Data memory :  $32 \times 4$  bits
- 43 types of instruction set
- 3 levels of subroutine nesting
- Operating frequency : 2.4MHz ~ 4MHz
- Instruction cycle : f<sub>osc</sub>/48
- CMOS process (Single 3.0V power supply)
- Stop mode (Through internal instruction)
- Released stop mode by key input(mask option)
- Built in Power-on Reset circuit
- Built in Low Voltage reset circuit
- Built in a watch dog timer (WDT)
- Low operating voltage : 2.0 ~ 3.6V
- 20 pin PDIP/SOP/SSOP package

# **Block Diagram**




Fig 2-1 Block Diagram

# Pin Assignment






Fig 2-2 HMS39112 Pin Assignment (20 PIN)

# **Pin Dimension**











Fig 2-5. 20SSOP (150MIL) Pin Dimension (UNIT : INCH)


# Pin Description and Circuit

#### **Pin Description**

Pin	I/O	Function
VDD	-	Connected to 2.0~ 3.6V power supply
GND	-	Connected to 0V power supply.
K0 ~ K3	Input	4-bit input port with built in pull-up resistor. STOP mode is released by "L" input of each pin.(masked option)
D0 ~ D6	Output	Each can be set and reset independently. The output is the structure of N-channel-open-drain.
R0 ~ R1	Input	2-bit input port with built in pull-up resistor. STOP mode is released by "L" input of each pin.(masked option)
R2 ~ R3	I/O	2-bit I/O port. (Input mode is set only when each of them output "H".) In outputting, each can be set and reset independently(or at once.) The output is in the form of C-MOS. STOP mode is released by "L" input of each pin. Pull-up resistor and STOP release mode can be respectively selected as masked option for each pin.(It is released by "L" input at STOP)
OSC1	Input	Oscillator input. Input to the oscillator circuit and connection point for ceramic resonator. A feedback resistor is connected between this pin and OSC2.
OSC2	Output	Connect a resonator between this pin and OSC1.
REMOUT	Output	High current output port for driving I.R.LED. The output is in the form N-channel open drain.

**Pin Circuit** 





#### **Optional Features**

The HMS39112 offers the following optional features.

These options are masked.

- I/O terminals having pull-up resistor : R2 ~ R3
- Input terminals having STOP release mode : K0 ~ K3, R0 ~ R3
- Output form at STOP mode : D4 ~D6 pins "L" or keep before stop mode

# **Electrical Characteristics**

#### Absolute maximum ratings (Ta = 25℃)

Parameter	Symbol	Max. rating	Unit
Supply Voltage	V <sub>DD</sub>	-0.3 ~ 5.0	V
Power dissipation	P <sub>D</sub>	700 *	mW
Storage temperature range	Tstg	-55 ~ 125	ĉ
Input voltage	V <sub>IN</sub>	-0.3 ~ V <sub>DD</sub> +0.3	V
Output voltage	V <sub>OUT</sub>	-0.3 ~ V <sub>DD</sub> +0.3	V

\* Thermal derating above 25  $^\circ\!\!\mathbb{C}$  : 6mW per degree  $^\circ\!\!\mathbb{C}$  rise in temperature.

#### **Recommended operating condition**

Parameter	Symbol	Condition	Rating	Unit
Supply Voltage	V <sub>DD</sub>	2.4MHz ~ 4MHz	2.0 ~ 3.6	V
Operating temperature	Topr	-	-20 ~ +70	Ç

Parameter		Symbol		Limits		Unit Condition	Condition
		Cymbol	Min.	Тур.	Max.	onic	
Input H current		I <sub>IH</sub>	-	-	1	uA	VI=V <sub>DD</sub>
K Pull-up Resis	stance	R <sub>PU1</sub>	70	140	300	kΩ	VI=GND
R Pull-up Resis	stance	R <sub>PU2</sub>	70	140	300	kΩ	VI=GND, Output off
Feedback Resis	stance	R <sub>FD</sub>	0.3	1.0	3.0	MΩ	V <sub>OSC1</sub> =GND, V <sub>OSC2</sub> =VDI
K, R input H vol	tage	V <sub>IH1</sub>	2.1	-	-	V	-
K, R input L volt	tage	V <sub>IL1</sub>	-	-	0.9	V	-
D. R output L vo	oltage	V <sub>OL2</sub> *1	-	0.15	0.4	V	I <sub>OL</sub> =3mA
OSC2 output L	voltage	V <sub>OL3</sub>	-	0.4	0.9	V	I <sub>OL</sub> =150uA
OSC2 output H	voltage	V <sub>OH3</sub>	2.1	2.5	-	V	I <sub>OH</sub> =-150uA
REMOUT outpu	it L current	I <sub>OL1</sub> *2	0.5	1.1	3	mA	V <sub>OL1</sub> =0.4V
REMOUT output	it H current	I <sub>OH1</sub> *3	-5	-15	-30	mA	V <sub>OH1</sub> =2V
D, R output leak	kage current	I <sub>OLK2</sub>	-	-	1	uA	$V_{0UT}=V_{DD}$ , Output off
Current on STO	P mode	I <sub>STP</sub>	-	-	1	uA	At STOP mode
Operating suppl	ly current	I <sub>DD</sub> *4	-	0.5	1.5	mA	f <sub>OSC</sub> =4MHz
System clock frequency	f <sub>OSC</sub> /48	f <sub>osc</sub>	2.4	-	4	MHz	MHZ version

# Electrical characteristics (Ta=25 $^{\circ}$ C, V<sub>DD</sub>= 3V)

\*1 Refer to Fig.2-6 <  $I_{OL2}$  vs.  $V_{OL2}$  Graph>

\*2 Refer to Fig.2-7 <  $I_{OL1}$  vs.  $V_{OL1}$  Graph>

\*3 Refer to Fig.2-8 <  $I_{OH1}$  vs.  $V_{OH1}$  Graph>

\*4  $\,\,I_{\text{DD}}$  is measured at RESET mode.

Fig 2-6.  $\rm I_{OL2}$  vs.  $\rm V_{OL2}\,$  Graph. ( D, R Port )




Fig 2-7. I<sub>OL1</sub> vs V<sub>OL1</sub> Graph (REMOUT Port)





Fig 2-8.  $I_{OH1}$  vs  $V_{OH1}$  Graph (REMOUT Port)



HMS38112	1	
HMS39112	2	
ARCHITECTURE	3	
INSTRUCTION	4	
APPLICATION	5	

## **CHAPTER 3. Architecture**

#### **Program Memory**

The HMS38112/39112 can incorporate maximum 1,024 words (64 words  $\times$  16 pages  $\times$  8bits) for program memory. Program counter PC (A0~A5) and page address register (A6~A9) are used to address the whole area of program memory having an instruction (8bits) to be next executed.

The program memory consists of 64 words on each page, and thus each page can hold up to 64 steps of instructions.

The program memory is composed as shown below.




Fig 3-1 Configuration of Program Memory

#### **Address Register**

The following registers are used to address the ROM.

- Page address register (PA) : Holds ROM's page number (0~Fh) to be addressed.
- Page buffer register (PB) :

Value of PB is loaded by an LPBI command when newly addressing a page. Then it is shifted into the PA when rightly executing a branch instruction (BR) and a subroutine call (CAL).

- Program counter (PC) : Available for addressing word on each page.
- Stack register (SR) : Stores returned-word address in the subroutine call mode.
- (1) Page address register and page buffer register :

Address one of pages #0 to #15 in the EPROM by the 4-bit binary counter. Unlike the program counter, the page address register is usually unchanged so that the program will repeat on the same page unless a page changing command is issued. To change the page address, take two steps such as (1) writing in the page buffer what page to jump (execution of LPBI) and (2) execution of BR or CAL, because instruction code is of eight bits so that page and word can not be specified at the same time.

In case a return instruction (RTN) is executed within the subroutine that has been called in the other page, the page address will be changed at the same time.

(2) Program counter :

This 6-bit binary counter increments for each fetch to address a word in the currently addressed page having an instruction to be next executed. For easier programming, at turning on the power, the program counter is reset to the zero location. The PA is also set to "0". Then the program counter specifies the next address in random sequence. When BR, CAL or RTN instructions are decoded, the switches on each step are turned off not to update the address. Then, for BR or CAL, address data are taken in from the instruction operands ( $a_0$  to  $a_5$ ), or for RTN, and address is fetched from stack register No. 1.

(3) Stack register :

This stack register provides two stages each for the program counter (6bits) and the page address register (4bits) so that subroutine nesting can be made on two levels.

#### Data Memory (RAM)

Up to 32 nibbles (16 words  $\times$  2pages  $\times$  4bits) is incorporated for storing data. The whole data memory area is indirectly specified by a data pointer (X,Y). Page number is specified by zero bit of X register, and words in the page by 4 bits in Y-register. Data memory is composed in 16 nibbles/page. Figure 4-2 shows the configuration.




Fig 3-2 Composition of Data Memory

# X-register (X)

X-register is consist of 2bit, X0 is a data pointer of page in the RAM, X1 is reserved.

	X1=0	X1=1
Y=0	D0	Reserved
Y=1	D1	Reserved

Table 3-1 Mapping table between X and Y register

## Y-register (Y)

Y-register has 4 bits. It operates as a data pointer or a general-purpose register. Y-register specifies an address  $(a_0 \sim a_3)$  in a page of data memory, as well as it is used to specify an output port. Further it is used to specify a mode of carrier signal outputted from the REMOUT port. It can also be treated as a generalpurpose register on a program.

## Accumulator (A<sub>cc</sub>)

The 4-bit register for holding data and calculation results.

#### Arithmetic and Logic Unit (ALU)

In this unit, 4bits of adder/comparator are connected in parallel as it's main components and they are combined with status latch and status logic (flag.)

(1) Operation circuit (ALU) :

The adder/comparator serves fundamentally for full addition and data comparison. It executes subtraction by making a complement by processing an inversed output of  $A_{cc}$  ( $A_{cc}$ +1)

(2) Status logic :

This is to bring an ST, or flag to control the flow of a program. It occurs when a specified instruction is executed in three cases such as overflow or underflow in operation and two inputs unequal.

#### State Counter (SC)

A fundamental machine cycle timing chart is shown below. Every instruction is one byte length. Its execution time is the same. Execution of one instruction takes 6 clocks for fetch cycle and 6 clocks for execute cycle (12 clocks in total). Virtually these two cycles proceed simultaneously, and thus it is apparently completed in 6 clocks (one machine cycle). Exceptionally BR, CAL and RTN instructions is normal execution time since they change an addressing sequentially. Therefore, the next instruction is prefetched so that its execution is completed within the fetch cycle.





Fig. 3-3 Fundamental timing chart

### **Clock Generator**

The HMS38112/39112 have an internal clock oscillator. The oscillator circuit is designed to operate with an external ceramic resonator. Oscillator circuit is able to organize by connecting ceramic resonator to outside.

\* It is necessary to connect capacitor to outside in order to change ceramic resonator, you must refer to a manufacturer`s resonator matching guide.




HMS 38112	3.64MHz	4.00MHz
MURATA	CSTLS3M64G56-B0	CSTLS3M64G56-B0
CORETECH	CRTL3.64MR	CRTL4.00MR
TDK	FCR3.64MC5	FCR4.0MC5

\* All type have the built-in loading capacitors.

#### **Pulse Generator**

The following frequency and duty ratio are selected for carrier signal outputted from the REMOUT port depending on a PMR (Pulse Mode Register) value set in a program.



PMR	REMOUT signal	
0	$T=1/f_{PUL}=96/f_{OSC},$	T1/T = 1/2
1	$T=1/f_{PUL}=96/f_{OSC},$	T1/T = 1/3
2	$T=1/f_{PUL}=64/f_{OSC},$	T1/T = 1/2
3	$T=1/f_{PUL}=64/f_{OSC},$	T1/T = 1/4
4	$T=1/f_{PUL}=88/f_{OSC},$	T1/T = 4/11
5	No Pulse (same to D0 ~ D9)	
6	$T=1/f_{PUL}=96/f_{OSC},$	T1/T = 1/4
7	No pulse (same to D0 ~ D9)	

\* Default value is "0"

Table 3-2 PMR selection table

## **Reset Operation**

HMS38112/39112 have three reset sources. One is a built-in Power-on reset circuit, another is a built-in Low VDD Detection circuit, the other is the overflow of Watch Dog Timer (WDT). All reset operations are internal in the HMS38112.

#### Built-in Power On Reset Circuit

HMS38112/39112 has a built-in Power-on reset circuit consisting of an about  $1^{M\Omega}$  Resistor and a 3pF Capacitor. When the Power-on reset pulse occurs, system reset signal is latched and WDT is cleared. After the overflow time of WDT ( $2^{13}$  x System clock time), system reset signal is released.




Fig. 3-4 Power-On Reset Circuit and Timing Chart

#### **Built-in Low VDD Reset Circuit**

HMS38112/39112 have a Low VDD detection circuit.

If VDD become Reset Voltage of Low VDD Detection circuit at a active status, system reset occur and WDT is cleared.

After VDD is increased upper Reset Voltage again, WDT is re-counted and if WDT is overflowed, system reset is released.




Fig. 3-5 Low Voltage Detection diagram

## Watch Dog Timer (WDT)

Watch dog timer is organized binary of 14 steps. The signal of  $f_{OSC}/48$  cycle comes in the first step of WDT after WDT reset. If this counter was overflowed, reset signal automatically come out so that internal circuit is initialized. The overflow time is  $8 \times 6 \times 2^{13}/f_{OSC}$  (108.026ms at  $f_{OSC} = 3.64$ MHz) Normally, the binary counter must be reset before the overflow by using reset instruction (WDTR), Power-on reset pulse or Low VDD detection pulse.

\* It is constantly reset in STOP mode. When STOP is released, counting is restarted. (Refer to STOP Operation>)




Fig 3-6 Block Diagram of Watch-dog Timer

## **STOP Operation**

Stop mode can be achieved by STOP instructions.

In stop mode :

- 1. Oscillator is stopped, the operating current is low.
- 2. Watch dog timer is reset, D0~D3 output and REMOUT output are "L" .
- 3. Part other than WDT, D0~D3 output and REMOUT output have a value before come into stop mode.

Stop mode is released when one of K or R input is going to "L".

- 1. State of D0~D3 output and REMOUT output is return to state of before stop mode is achieved.
- 2. After  $2^{10} \times$  System clock time for stable oscillating, first instruction start to operate.
- 3. In return to normal operation, WDT is counted from zero again.

But, at executing stop instruction, if one of K or R input is chosen to "L", stop instruction is same to NOP instruction.

HMS38112	1	]
HMS39112	2	]
ARCHITECTURE	3	]
INSTRUCTION	4	
APPLICATION	5	]

### **CHAPTER 4. Instruction**

#### **INSTRUCTION FORMAT**

All of the 43 instruction in HMS38112/39112 is format in two fields of OP code and operand which consist of eight bits. The following formats are available with different types of operands.

\*Format

All eight bits are for OP code without operand.

\*Format II

Two bits are for operand and six bits for OP code. Two bits of operand are used for specifying bits of RAM and X-register (bit 1 and bit 7 are fixed at  $0^{\circ}$ )

#### \*Format III

Four bits are for operand and the others are OP code. Four bits of operand are used for specifying a constant loaded in RAM or Yregister, a comparison value of compare command, or page addressing in ROM.

#### \*Format IV

Six bits are for operand and the others are OP code. Six bits of operand are used for word addressing in the ROM.

### INSTRUCTION TABLE

The HMS38112/39112 provides the following 43 basic instructions.

	Category	Mnemonic	Function	ST <sup>*1</sup>
1		LAY	A ← Y	S
2	Register to Register	LYA	Y ← A	S
3	Register	LAZ	A ← 0	S
4		LMA	M(X,Y) ← A	S
5		LMAIY	$M(X,Y) \leftarrow A, Y \leftarrow Y+1$	S
6	RAM to Register	LYM	$Y \leftarrow M(X,Y)$	S
7	register	LAM	$A \leftarrow M(X,Y)$	S
8		XMA	$A  \leftrightarrow M(X,Y)$	S
9		LYLi	Y ← j	S
10	Immediate	LMIIY i	M(X,Y) ← i, Y ← Y+1	S
11		LXI n	X ← n	S
12		SEM n	M(n) ← 1	S
13	RAM Bit Manipulation	REM n	M(n) ← 0	S
14		TM n	TEST M(n) = 1	E
15		BR a	if ST = 1 then Branch	S
16	ROM	CAL a	if ST = 1 then Subroutine call	S
17	Address	RTN	Return from Subroutine	S
18		LPBI i	PB ← i	S
19		AM	$A \leftarrow A + M(X,Y)$	С
20		SM	$A \leftarrow M(X,Y) - A$	В
21	]	IM	$A \leftarrow M(X,Y) + 1$	С
22	Arithmetic	DM	A ← M(X,Y) - 1	В
23	]	IA	A ← A + 1	S
24	]	IY	Y ← Y + 1	С
25		DA	A ← A - 1	В

	Category	Mnemonic	Function	ST <sup>*1</sup>
26		DY	Y ← Y - 1	В
27	Arithmetic	EORM	A ← A <b>④</b> M (X,Y)	S
28		NEGA	$A \leftarrow \overline{A} + 1$	Z
29		ALEM	TEST $A \le M(X,Y)$	E
30	]	ALEI i	TEST A ≤ i	E
31	]	MNEZ	TEST $M(X,Y) \neq 0$	N
32	Comparison	YNEA	TEST Y ≠ A	N
33		YNEI i	TEST Y ≠ i	Ν
34		KNEZ	TEST K ≠ 0	Ν
35		RNEZ	TEST R ≠ 0	N
36		LAK	A ← K	S
37	Input /	LAR	A ← R	S
38	Output	SO	Output(Y) ← 1 at HMS39112, 0 at HMS38112	S
39		RO	Output(Y) ← 0 at HMS39112, 1 at HMS39112	S
40		WDTR	Watch Dog Timer Reset	S
41	Control	STOP	Stop operation	S
42	Control	LPY	PMR ← Y	S
43		NOP	No operation	S

Note)  $i = 0 \sim f$ ,  $n = 0 \sim 3$ , a = 6bit PC Address

\*1 Column ST indicates conditions for changing status. Symbols have the following meanings

S : On executing an instruction, status is unconditionally set.

C : Status is only set when carry or borrow has occurred in operation.

B : Status is only set when borrow has not occurred in operation.

E : Status is only set when equality is found in comparison.

N : Status is only set when equality is not found in comparison.

Z : Status is only set when the result is zero.

# Port Operation

Value of X-reg	Value of Y-reg	Operation
0 or 1	0 ~ 6	SO : $D(Y) \leftarrow 1(High-Z)$ RO : $D(Y) \leftarrow 0$
0 or 1	8	REMOUT port repeats "H" and "L" in pulse frequency. (When PMR = 5, it is fixed at "H") SO : REMOUT(PMR) $\leftarrow$ 1 at HMS39112, 0 at HMS38112 RO : REMOUT(PMR) $\leftarrow$ 0 at HMS39112, 1 at HMS38112
0 or 1	9	SO : D0 ~ D6← 1 (High-Z) RO : D0 ~ D6← 0
0 or 1	C ~ D	SO : R(Y-Ah) ← 1 RO : R(Y-Ah) ← 0
0 or 1	E	SO : R2 ~ R3 ← 1 RO : R2 ~ R3 ← 0
0 or 1	F	SO : D0 ~ D6 ← 1(High-Z), R2 ~ R3 ← 1 RO : D0 ~ D6 ← 0, R2 ~ R3 ← 0

### **DETAILS OF INSTRUCTION SYSTEM**

All 43 basic instructions of the HMS38112/39112 are one by one described in detail below.

**Description Form** 

Each instruction is headlined with its mnemonic symbol according to the instructions table given earlier. Then, for quick reference, it is described with basic items as shown below. After that, detailed comment follows.

#### • Items :

- Naming :	Full spelling of mnemonic symbol
- Status :	Check of status function
- Format :	Categorized into   to  V
- Operand :	Omitted for Format
- Function	

Function

(1)	LAY Naming : Status : Format : Function : <comment></comment>	Load Accumulator from Y-Register Set I A $\leftarrow$ Y Data of four bits in the Y-register is unconditionally transferred to the accumulator. Data in the Y-register is left unchanged.
(2)	LYA Naming : Status : Format : Function : <comment></comment>	Load Y-register from Accumulator Set I Y $\leftarrow$ A Load Y-register from Accumulator
(3)	LAZ Naming : Status : Format : Function : <comment></comment>	Clear Accumulator Set I A $\leftarrow 0$ Data in the accumulator is unconditionally reset to zero.
(4)	LMA Naming : Status : Format : Function : <comment></comment>	Load Memory from Accumulator Set I $M(X,Y) \leftarrow A$ Data of four bits from the accumulator is stored in the RAM location addressed by the X-register and Y-register. Such data is left unchanged.
(5)	LMAIY Naming : Status : Format : Function : <comment></comment>	Load Memory from Accumulator and Increment Y-Register Set I $M(X,Y) \leftarrow A, Y \leftarrow Y+1$ Data of four bits from the accumulator is stored in the RAM location addressed by the X-register and Y-register. Such data is left unchanged.

(6) LYM Naming : Status : Format : Function : <comment></comment>	Load Y-Register form Memory Set I Y $\leftarrow$ M(X,Y) Data from the RAM location addressed by the X-register and Y-register is loaded into the Y-register. Data in the memory is left unchanged.
(7) LAM Naming : Status : Format : Function : <comment></comment>	Load Accumulator from Memory Set I $A \leftarrow M(X,Y)$ Data from the RAM location addressed by the X-register and Y-register is loaded into the Y-register. Data in the memory is left unchanged.
(8) XMA Naming : Status : Format : Function : <comment></comment>	Exchanged Memory and Accumulator Set I $M(X,Y) \leftrightarrow A$ Data from the memory addressed by X-register and Y-register is exchanged with data from the accumulator. For example, this instruction is useful to fetch a memory word into the accumulator for operation and store current data from the accumulator into the RAM. The accumulator can be restored by another XMA instruction.
(9) LYI i Naming : Status : Format : Operand : Function : <purpose></purpose>	Load Y-Register from Immediate Set III Constant $0 \le i \le 15$ $Y \leftarrow i$ To load a constant in Y-register. It is typically used to specify Y-register in a particular RAM word address, to specify the address of a selected output line, to set Y-register for specifying a carrier signal outputted from OUT port, and to initialize Y-register for loop control. The accumulator can be restored by another XMA instruction. Data of four bits from operand of instruction is transferred to the Y-register.

Load Memory from Immediate and Increment Y-Register Set III Constant $0 \le i \le 15$ $M(X,Y) \leftarrow i, Y \leftarrow Y + 1$ Data of four bits from operand of instruction is stored into the RAM location addressed by the X-register and Y-register. Then data in the Y-register is incremented by one.
Load X-Register from Immediate Set II X file address $0 \le n \le 3$ X $\leftarrow n$ A constant is loaded in X-register. It is used to set X-register in an index of desired RAM page. Operand of 1 bit of command is loaded in X-register.
Set Memory Bit Set II Bit address $0 \le n \le 3$ $M(X,Y,n) \leftarrow 1$ Depending on the selection in operand of operand, one of four bits is set as logic 1 in the RAM memory addressed in accordance with the data of the X-register and Y-register.
Reset Memory Bit Set    Bit address $0 \le n \le 3$ $M(X,Y,n) \leftarrow 0$ Depending on the selection in operand of operand, one of four bits is set as logic 0 in the RAM memory addressed in accordance with the data of the X-register and Y-register.

(14)	TM n	
	Naming : Status :	Test Memory Bit Comparison results to status
	Format :	
	Operand :	Bit address $0 \le n \le 3$
	Function :	$M(X,Y,n) \leftarrow 1?$
		ST $\leftarrow$ 1 when M(X,Y,n)=1, ST $\leftarrow$ 0 when M(X,Y,n)=0
	<purpose></purpose>	A test is made to find if the selected memory bit is logic. 1
		Status is set depending on the result.
(15)	BR a	
. ,	Naming :	Branch on status 1
	Status :	Conditional depending on the status
	Format :	
	Operand :	Branch address a (Addr)
	Function :	When ST = 1, PA $\leftarrow$ PB, PC $\leftarrow$ a(Addr)
		When ST = 0, PC $\leftarrow$ PC + 1, ST $\leftarrow$ 1 Note : PC indicates the next address in a fixed sequence that
		is actually pseudo-random count.
	<purpose></purpose>	For some programs, normal sequential program execution can
		be change.
		A branch is conditionally implemented depending on the status
		of results obtained by executing the previous instruction.
	<comment></comment>	<ul> <li>Branch instruction is always conditional depending on the status.</li> </ul>
		a. If the status is reset (logic 0), a branch instruction is not
		rightly executed but the next instruction of the sequence is executed.
		b. If the status is set (logic 1), a branch instruction is executed as follows.
		• Branch is available in two types - short and long. The former
		is for addressing in the current page and the latter for
		addressing in the other page. Which type of branch to exeute
		is decided according to the PB register. To execute a long
		branch, data of the PB register should in advance be modified to a desired page address through the LPBI instruction.

(16) CAL a Naming : Status : Format :	Subroutine Call on status 1 Conditional depending on the status	
Operand :	Subroutine code address a(Addr)	
Function :		$PA \leftarrow PB$
	$SR1 \leftarrow PC + 1,$ $SR2 \leftarrow SR1$	
	SR3 ← SR2	
	When $ST = 0$ PC $\leftarrow$ PC + 1	
	Note : PC actually has pseudo-randor instruction.	m count against the next
<comment></comment>	<ul> <li>In a program, control is allowed to be transferred to a musubroutine. Since a call instruction preserves the return address, it is possible to call the subroutine from differer locations in a program, and the subroutine can return co accurately to the address that is preserved by the use of call return instruction (RTN).</li> <li>Such calling is always conditional depending on the state</li> </ul>	
	a. If the status is reset, call is not ob. If the status is set, call is rightly	
	The subroutine stack (SR) of three le to be manipulated on three levels. Be another page) can be executed on ar	esides, a long call (to call
	<ul> <li>For a long call, an LPBI instruction s the CAL. When LPBI is omitted (an call (calling in the same page) is ex</li> </ul>	nd when PA=PB), a short

## (17) RTN

Naming : Status : Format : Function : <purpose></purpose>	Set ⊢ PC ← SR1 SR1 ← SR2 SR2 ← SR3 SR3 ← SR3	$\begin{array}{cccc} PC & \leftarrow SR1 & PA, PB \leftarrow PSR1 \\ SR1 & \leftarrow SR2 & PSR1 \leftarrow PSR2 \\ SR2 & \leftarrow SR3 & PSR2 \leftarrow PSR3 \\ SR3 & \leftarrow SR3 & PSR3 \leftarrow PSR2 \\ & & ST & \leftarrow 1 \\ \end{array}$	
<comment></comment>	the data of the return a register (SR1). At the same time, data		
(18) LPBI i Naming : Status : Format : Operand : Function : <purpose> <comment></comment></purpose>	Load Page Buffer Register from Immediate Set III ROM page address $0 \le i \le 15$ PB $\leftarrow i$ A new ROM page address is loaded into the page buffer register (PB). This loading is necessary for a long branch or call instruction. The PB register is loaded together with three bits from 4 bit operand.		

### (19) AM

/	
Naming :	Add Accumulator to Memory and Status 1 on Carry
Status :	Carry to status
Format :	
Function :	$A \leftarrow M(X,Y)+A, ST \leftarrow 1(when total>15),$
	$ST \leftarrow 0$ (when total $\leq 15$ )
<comment></comment>	Data in the memory location addressed by the X and Y-register is added to data of the accumulator. Results are stored in the accumulator. Carry data as results is transferred to status. When the total is more than 15, a carry is caused to put "1" in the status. Data in the memory is not changed.

(20)	SM		
(20)	Naming : Status : Format :	Subtract Accumulator to Me Carry to status	mory and Status 1 Not Borrow
	Function :	$A \leftarrow M(X,Y) - A$	$ST \leftarrow 1(when A \le M(X,Y))$ $ST \leftarrow 0(when A > M(X,Y))$
	Y-register. Res the accumulator	Data of the accumulator is, to cted from the memory word a ults are stored in the accumu is less than or equal to the me ndicate that a borrow is not ca If more than the memory wo status to ~0~.	through a 2's complemental ddressed by the lator. If data of nemory word, the
(21)			
	Naming : Status : Format :	Increment Memory and Stat Carry to status	tus 1 on Carry
	Function :	$A \leftarrow M(X,Y) + 1$	$ST \leftarrow 1$ (when M(X,Y) $\geq 15$ ) $ST \leftarrow 0$ (when M(X,Y) < 15)
	<comment></comment>	Data of the memory address fetched. Adding 1 to this wo	sed by the X and Y-register is ord, results are stored in the
		arry data as results is transfe s more than 15, the status is	rred to the status.
(22)	DM		
	Naming : Status : Format :	Decrement Memory and Sta Carry to status	atus 1 on Not Borrow
	Function :	$A \leftarrow M(X,Y) - 1$	$ST \leftarrow 1$ (when M(X,Y) $\geq$ 1) $ST \leftarrow 0$ (when M(X,Y) = 0)

 $ST \leftarrow 0 \text{ (when } M(X,Y) = 0)$ <Comment> Data of the memory addressed by the X and Y-register is fetched, and one is subtracted from this word (addition of Fh)> Results are stored in the accumulator. Carry data as results is transferred to the status. If the data is more than or equal to one, the status is set to indicate that no borrow is caused. The memory is left unchanged.

(23)	IA Naming : Status : Format : Function : <comment></comment>	Increment Accumulator Set A ← A+1 Data of the accumulator is in returned to the accumulator. A carry is not allowed to hav	
(24)	IY		
. ,	Naming : Status : Format :	Increment Y-Register and S Carry to status	tatus 1 on Carry
	Function :	Y ← Y + 1	ST $\leftarrow$ 1 (when Y = 15) ST $\leftarrow$ 0 (when Y < 15)
	<comment></comment>	returned to the Y-register.	remented by one and results are sferred to the status. When the
(25)	DA		
	Naming : Status : Format :	Decrement Accumulator and Carry to status	d Status 1 on Borrow
	Function :	A ← A - 1	$ST \leftarrow 1$ (when $A \ge 1$ ) $ST \leftarrow 0$ (when $A = 0$ )
	<comment></comment>	(by addition of Fh), if a borro	lecremented by one. As a result by is caused, the status is reset to hore than one, no borrow occurs

(26) DY Naming : Status : Format : Function : <purpose> <comment></comment></purpose>	minus 1 (Fh). Carry data as results is tran	$ST \leftarrow 1$ (when $Y \ge 1$ ) $ST \leftarrow 0$ (when $Y = 0$ )
(27) EORM		
Naming : Status : Format : Function : <comment></comment>	Exclusive or Memory and A Set $A \leftarrow M(X,Y) \bigoplus A$ Data of the accumulator is, subtracted from the memory register. Results are stored	through a Exclusive OR, y word addressed by X and Y-
(28) NEGA	Negata Assumulator and Ot	atus 4 an Zan
Naming : Status :	Negate Accumulator and St Carry to status	atus i on Zero
Format : Function :	$A \leftarrow \overline{A} + 1$	ST ← 1(when A = 0) ST ← 0 (when A != 0)
<purpose> <comment></comment></purpose>	The 2's complement in the one to the 1's complement stored into the accumulator.	ord in the accumulator is obtained. accumulator is calculated by adding in the accumulator. Results are . Carry data is transferred to the ccumulator is zero, a carry is

(29) ALEM Naming : Status : Format : Function :	Accumulator Less Eq Carry to status   A $\leq$ M(X,Y)	ual Memory ST ← 1 (when A ≤ M(X,Y))	
		$ST \leftarrow 0$ (when A > M(X,Y))	
<comment></comment>	subtracted from data X and Y-register. Ca status. When the sta the accumulator is les	tor is, through a complemental addition, in the memory location addressed by the rry data obtained is transferred to the tus is "1", it indicates that the data of ss than or equal to the data of the er of those data is not changed.	
(30) ALEI			
Naming :	Accumulator Less Eq	Accumulator Less Equal Immediate	
Status :	Carry to status		
Format :			
Function :	A ≤i	$ST \leftarrow 1$ (when $A \le i$ ) $ST \leftarrow 0$ (when $A > i$ )	
<purpose></purpose>	Data of the accumula compared.	tor and the constant are arithmetically	
<comment></comment>	subtracted from the c data obtained is trans	tor is, through a complemental addition, constant that exists in 4bit operand. Carry sferred to the status. The status is set or value is less than or equal to the	
constant. Data	a of the accumulator is le	eft unchanged.	

## (31) MNEZ

Naming :	Memory Not Equal Zero	
Status :	Comparison results to statu	S
Format :		
Function :	$M(X,Y) \neq 0$	$ST \leftarrow 1(when M(X,Y) \neq 0)$
		$ST \leftarrow 0$ (when $M(X,Y) = 0$ )
<purpose></purpose>	A memory word is compared with zero.	
<comment></comment>	Data in the memory addressed by the X and Y-register is	
	logically compared with zero. Comparison data is thransfer	
	to the status. Unless it is zero, the status is set.	

(32)	YNEA		
	Naming :	Y-Register Not Equal Accumulator	
	Status :	Comparison results to status	6
	Format :		
	Function :	Y ≠ A	$ST \leftarrow 1$ (when $Y \neq A$ ) $ST \leftarrow 0$ (when $Y = A$ )
	<purpose></purpose>	Data of Y-register and accur they are not equal.	nulator are compared to check if
	<comment></comment>		ccumulator are logically compared. e status. Unless they are equal,
(33)	YNEI		
()	Naming :	Y-Register Not Equal Immed	diate
	Status :	Comparison results to status	
	Format :		
	Operand :	Constant $0 \le i \le 15$	
	Function :	Y ≠ i	ST ← 1 (when Y ≠ i)
			ST ← 0 (when Y = i)
	<comment></comment>		er is logically compared with 4bit erred to the status. Unless the
(34)	KNEZ		
	Naming :	K Not Equal Zero	
	Status :	The status is set only when	not equal
	Format :		
	Function :	When K ≠ 0, ST ← 1	
	<purpose></purpose>	A test is made to check if K	
	<comment></comment>		h zero. Results are transferred to ot equal to zero, the status is set.
			or equal to zero, the status is set.
(35)	RNEZ		
• •	Naming :	R Not Equal Zero	
	Status :	The status is set only when	not equal
	Format :		
	Function :	When R ≠ 0, ST ← 1	
	<purpose></purpose>	A test is made to check if R	is not zero.
	<comment></comment>	Data on R are compared wit	h zero. Results are transferred to ot equal to zero, the status is set.

(36) LAK Naming : Status : Format : Function : <comment></comment>	Load Accumulator from K Set   A $\leftarrow$ K Data on K are transferred to	the accumulator
(37) LAR Naming : Status : Format : Function : <comment></comment>	Load Accumulator from R Set │ A ← R Data on R are transferred to	the accumulator
(38) SO Naming : Status : Format : Function :	Set Output Register Latch Set $\downarrow$ D(Y) $\leftarrow$ 1 REMOUT $\leftarrow$ 1(PMR=5) D0~D9 $\leftarrow$ 1 (High-Z) R(Y) $\leftarrow$ 1 R $\leftarrow$ 1 D0~D9, R $\leftarrow$ 1	$0 \le Y \le 7$ Y = 8 Y = 9 Ah \le Y \le Dh Y = Eh Y = Fh
<purpose></purpose>	A single D output line is set to between 0 to 7. Carrier frequency come out Y-register is 8. All D output line is set to logi It is no operation, if data of Y When Y is between Ah and logic 1. When Y is Eh, the output of	to logic 1, if data of Y-register is from REMOUT port, if data of ic 1, if data of Y-register is 9. ⁄-register between 10 to 15. Dh, one of R output lines is set at
<comment></comment>	Data of Y-register is between output. Data of Y-register is 8, select Data of Y-register is 9, select Data in Y-register, when bet appropriate R output (R0~R3 Data in Y-register, when it is	n 0 to 7, selects appropriate D ets REMOUT port. ets all D port. ween Ah and Dh, selects an 3).

(39) RO Naming :	Reset Output Register Latch	ı	
Status : Format :	Set		
Function :	D(Y) ← 0	$0 \le Y \le 7$	
r unction .	$REMOUT \leftarrow 0$	Y = 8	
	$D0 \sim D9 \leftarrow 0$	Y = 9	
	$R(Y) \leftarrow 0$	$Ah \leq Y \leq Dh$	
	R ← 0	Y = Eh	
	D0~D9, R ← 0	Y = Fh	
<purpose></purpose>	A single D output line is set between 0 to 9.	to logic 0, if data of Y-register is	
	REMOUT port is set to logic		
		ic 0, if data of Y-register is 9.	
	When Y is between Ah and logic 0.	Dh, one of R output lines is set at	
	When Y is Eh, the output of	R is set at logic 0	
	When Y is Fh, the output D	)~D9 and R are set at logic 1.	
<comment></comment>	Data of Y-register is betwee output.	n 0 to 7, selects appropriate D	
	Data of Y-register is 8, selects REMOUT port.		
	Data of Y-register is 9, sele	•	
Data in Y-register, when between Ah a appropriate R output (R0~R3).			
	Data in Y-register, when it is Eh, selects all of R0~R3.		
	Data in Y-register, when it is Fh, selects all of D0~D9 and R0~R3.		
	1.0~1.3.		
(40) WDTR			
Naming :	Watch Dog Timer Reset		
Status : Format :	Set		
Function :	Reset Watch Dog Timer (W	DT)	
<purpose></purpose>		this counter before overflowed ner. this instruction controls this	

## (41) STOP

Naming :	STOP
Status :	Set
Format :	
Function :	Operate the stop function
<purpose></purpose>	Stopped oscillator, and little current.
	(See 1-12 page, STOP function.)

## (42) LPY

Naming :	Pulse Mode Set
Status :	Set
Format :	
Function :	PMR ← Y
<comment></comment>	Selects a pulse signal outputted from REMOUT port.

### (43) NOP

Naming :	No Operation
Status :	Set
Format :	
Function :	No operation

HMS38112	1
HMS39112	2
ARCHITECTURE	3
INSTRUCTION	4
APPLICATION	5

Guideline for S/W

LAK

----- Right

- 1. All rams need to be initialized to zero in reset address for proper design.
- 2. Make the output ports `H` after reset.
- 3. Do not use WDTR instruction in subroutine.
- 4. Before reading the input port the waiting time should be more than 200uS.
- 5. To decrease current consumption, make the output port as high in normal routine except for key scan strobe and STOP mode.
- 6. We recommend you do not use all 64 bytes in a page. You had better write `BR \$` in unused area. This will help you prevent unusual operation of MCU.
- 7. Be careful not to use long call or branch (CALL,BL) with arithmetic manipulation. If you want to use branch right after arithmetic manipulation, the long call or branch will be against your intention.

```
ex) LAR ; The value of R ports -> Accumulator

ALEI 14 ; A \le 14 : S = 1, A > 14 : S = 0

BL TRUE ; S is always 1 because BL is composed of LPBI and BR.

------ Fail


LAR ; The value of R ports -> Accumulator


ALEI 14 ; A \le 14 : S = 1, A > 14 : S = 0

BR TRUE ; When S is 1 Branch will occur. Otherwise Branch will not occur and
```

; next instruction will be operated.

### HMS38112 Circuit Diagram






HMS39112 Circuit Diagram

### Truth Table for example program

#### CUSTOM:04H


KEY NO.	DATA(H)	KEY NO.	DATA(H)
K01	00	K29	1C
K02	01	K30	1 D
K03	02	K31	1E
K04	03	K32	1F
K05	04	K33	20
K06	05	K34	21
K07	06	K35	22
K08	07	K36	23
K09	08	K37	24
K1 0	09	K38	25
K1 1	0A	K39	26
K1 2	0B	K40	27
K1 3	0C	K41	28
K1 4	0D	K42	29
K1 5	0E	K43	2A
K1 6	0F	K44	2B
K1 7	10	K45	2C
K1 8	11	K46	2D
K1 9	12	K47	2E
K20	13	K48	2F
K21	14	K49	30
K22	15	K50	31
K23	16	K51	32
K24	17	K52	33
K25	18	K53	34
K26	19	K54	35
K27	1A	K55	36
K28	1B	K56	37

### Output waveform of uPD6121G A single pulse, modulated with 37.917KHz signal at 3.64MHz




Carrier frequency  $f_{CAR} = 1/Tc = f_{OSC}/96$ Duty ratio = T1/Tc = 1/3


### - Configuration of Flame



- Repeat code




- Bit Description



### - Flame Interval : Tf

The transmitted waveform as long as a key is depressed



## Example program - uPD6121G

		E GMS30K.LIB	3
;	99.9.8 This pi		ample program for GMS39112 BY Hee Jin RYU format
C O U N T N O N E F I R S T R E P E A T I N D A T T O T L K Y P O I N T S T R O B E C C 6 L C C 6 L C C 7 L C C 7 L C C 7 H N E W D T L N E W D T L K E Y D T L K E Y D T H O L D L O L D H	R A M D E I X = 0 E Q U E Q U	F I N E 0 0 0 0 0 1 0 2 0 1 0 2 0 3 0 4 0 6 0 7 0 8 0 9 1 0 1 1 1 2 1 3 1 4 1 5	BIT DEFINE
;		0 0	
: R ST C L A	L X I L Y I L M I I Y Y N E I B R L Y I	0 15 0 15 CLA 15	; R A M C L E A R
TORO	SO LYI RO DY BR CALL STOP	G T O R O T I M 1 O	: MAKE STROBE PORT LOW BEFORE STOP MODE : FOR STABLIZATION PORT
MAIN	LXI LYI SO LYI	0 15 ; A L C O U N T	L PORT HIGH FOR DECREASING CURRENT CONSUMPTION
KEY	LMIIY LYI LPY LYI REM PEM	0 1 COUNT FIRST NONE	
S C A N C L R K E Y 1 1	R E M L Y I L M I I Y Y N E I B R C A L L W D T R L Y I M N E Z B R L Y I T M B R S E M B R L Y M Y N E I B R B R B R L	N O N E I N D A T 1 5 0 K E Y D T L C L R S C A N 1 T O T L K Y K E Y 1 1 C O U N T N O N E R S T N O N E S C A N 1 M A I N K E Y 1 2	: DON'T USE WDTR IN SUBROUTINE

D T C O M	CAL ALEI BR	С О М Р А R Е 1 0 D Т С О М 1 Т Ј М 1 1	
D T C O M 1	B L D Y C A L A L E I B R	T I M 1 1 C O M P A R E 1 O D A T A C	
D A T A C	B R L Y I	R R T N O	
C O M P A R E 1	R T N L A M I Y I Y		
RRTN	E O R M R T N		
	N O P B R	\$	; END ADDRESS
;	Р G	0 1	
; S C A N 1	B R L Y I L Y M	\$ Point	START ADDRESS
	R O C A L L L A K	T I M 3 O	; DELAY FOR KEY SCAN
	ALEI CAL LAR	14 KSAVE	
	ALEI CAL LYI	14 RSAVE 15	
	SO LYI IM	POINT	
	LMA ALEI BR RTN	6 SCAN1	
KSAVE	NOP	CANE	
RSAVE	B R L Y I C D M	SAVE NEWDTL	
S A V E	SEM LYI LMAIY IM	2 INDAT	
	L M A IY L A M L Y I L M A R T N	STROBE	
COUN	L Y I T M B R S E M	C O U N T F I R S T K E Y 2 5 F I R S T	
K E Y 2 6	LYI CALL LYI	N E W D T L D T M O V E 2	
	CALL BL	D L Y 6 5 M S C A N	
K E Y 2 5	LYI CALL YNEI	N E W D T L D T C O M O	

	LYI CALL	K E Y D T L D T C O M	
	ΥΝΕΙ	0	
	B R	K E Y 3 1	
КЕҮЗ2	LYI CALL	K E Y D T L D T M O V E	
	BL	CUSREAD	
K E Y 3 1	LYI	СОИМТ	
	REM	REPEAT	
	B R	K E Y 3 2	
	N O P B R	\$	
;			
;	P G	02	
	B R	\$	
K E Y 1 2	LYI	STROBE	
	T M B R	0 L O O P A	
	NOP	LOODD	
L 0 0 P A	B R L Y I	L O O P B N E W D T L	
LOOPB	SEM LYI	3 S T R O B E	
	LAM		
	LYI	NEWDTH	
	ALEI BR	1 N T 0	
	ALEI	3	
	B R A L E I	N T 1 5	
	BR	N T 2	
	LMIIY BR	3 CNVE	
ΝΤΟ	LMIIY	0	
	CALL	T I M O 4	
NT 1	B R L M I I Y	CNVE 1	
	N O P N O P		
	B R	CNVE	
N T 2	L M I I Y N O P	2	
CNVE	LYI	INDAT	
01111	L A M		
	LYI ALEI	0 6	
	B R A L E I	DWKEY 7	
	ΒR	C O N 4	: 3
	ALEI BR	1 0 D W K E Y	
	ALEI	1 1	
	B R A L E I	C O N 3 1 2	; 2
	BR ALEI	DWKEY	
	ΒR	1 3 C O N 2	; 1
	ALEI BR	14 CONV	; 0
DWKEY	ΒL	MAIN	
CON4	I Y C A L L	TIMO3	
C O N 3			
	CALL	TIMO3	


C O N 2	I Y N O P	
CONV	LAY LYI	N E W D T L
	A M L M A	
	ΒL	C O U N
	N O P B R	\$
;	 Р G	0 3
;	 В R	\$
CUSREAD	L Y I L M I I Y	C C 6 L 4
	L M I I Y L M I I Y	0 1 1
CUSCOM	LMIIY LYI	15 NEWDTL
	CALL LYI	B A R : Y = N E W D T L $ 8$
	S O L Y I	: HE A D
	CALL CALL	D L Y 6 5 M T I M 2 7
	LYI RO	8 : H E A D R O
	LYI CALL	1 DLY65M
	CALL LYI	TIM 29 COUNT
	T M B R	REPEAT HD1
FULCOD	LYI CALL	1 DLY65M
	CALL LYI	T I M 3 4 P 0 I N T
	L M I I Y B L	
HD 1	CALL	PULSE0
	L Y I C A L	10 DLY65M
	CAL CAL	DLY65M DLY65M
	W D T R C A L	DLY65M
	C A L C A L L	D L Y 6 5 M T I M 5 2
	BL	D D L Y 1
D L Y 6 5 M D L Y 6 5 M 1	C A L L D Y	T I M 6 3
	B R R T N	D L Y 6 5 M
	I A	UNUSED INSTRUCTION IS WRITTEN IN BLANK AREA
	DA LAY	
	LYA LAZ	
	X M A K N E Z	
	R N E Z A L E M	
	N O P	
;	B R	\$
	ΡG	04

PULSE PULSEO	B R C A L L L Y I S O C A L L R O L Y I L Y M B L	\$ T I M 0 5 8 T I M 4 1 P 0 I N T T I M 3 1
HGHOUT	C A L L B L	T I M 6 0 T I M 2 5
ΤΧ	C A L T M C A L C A L T M C A L C A L C A L C A L T M C A L L Y I I M L M A A L E I B R	P UL SE 0 0 H G H O U T P UL SE 1 H G H O U T P UL SE 2 H G H O U T P UL SE 3 H G H O U T P O I N T 1 3 T X
ENDTX DDLY1	C A L W D T R L Y I S E M L Y I C A L L C A L L D L	P U L S E O C O U N T R E P E A T 9 D L Y 6 5 M D L Y 6 5 M D L Y 6 5 M D L Y 6 5 M T I M 5 4 K E Y
bar bar 1 COMPART	c a l i m n e g a I Y I Y L M A D Y R T N	bar 1
D T M O V E D T M O V E 1	C A L L A M B R N O P B R	D T N O V E 1 C O M P A R T \$
;	P G	0 5
: T I M 6 5 T I M 6 4 T I M 6 3 T I M 6 2 T I M 6 1 T I M 6 0 T I M 5 9 T I M 5 8	B R N O P N O P	\$

Т	I	M	5	7	N	0 P
Т	I	M	5			0 P
Ť	Î	M	5	5		0 P
Ť	Î	M	5	4	N	0 P
T	Ī	M	5	3		0 P
Т	Ι	M	5	2	N	0 P
Т	Ι	M	5	1		0 P
Т	I	M	5	0	N	0 P
Т	I	M	4	9	N	0 P
Т	I	M	4	8		0 P
Т	Ι	M	4	7		0 P
Т	Ι	M	4			0 P
Т	Ι	M	4			0 P
Т	I	M	4			0 P
Т	I	M	4	3		0 P
T T	I	M M	4	2		0 P 0 P
T T	I I	M	4 4	1		0 P
T	I	M	4 3	9		0 P
Т	I	M	3			0 P
Т	I	M	3	7		0 P
Т	Ī	M	3			0 P
T	Î	M	3	5		0 P
Т	I	M	3	4		0 P
Т	Ι	M	3	3		0 P
Т	Ι	M	3	2		0 P
Т	I	M	3	1	N	0 P
Т	I	M	3	0	N	0 P
Т	I	M		9		0 P
Т	I	M	2	8		0 P
Т	I	M	2	7		0 P
Т	Ι	M	2			0 P
Т	I	M	2	5		0 P
Т	I	M	2	4	N	0 P
T T	I I	M M	2	3		0 P 0 P
T			2	2		
	I	M	2	1		0 P
Т	I	M	2			0 P
Т	I	M		9		0 P
Т	I	M	1	8		0 P
Т	Ι	M	1	7		0 P
Т	Ι	M	1			0 P
Т	I	M	1	5		0 P
Т	I	M	1	4	N	0 P
Т	I	M	1	3		0 P
Т	I	M	1	2	N	0 P
Т	I	M	1	1	N	0 P
Т	I	M	1	0	N	0 P
Т	I	M	0	9	N	0 P
Т	Ι	M	0	8	N	0 P
Т	Ι	M				0 P
Ť	Ī	M				0 P
Ť	İ		0			0 P
Ť	Ī		0			0 P
Ť	ī		0		R	TN
1	1	141	V	0	IV.	1.11

HMS38112 TEST B/D Example


- 1. Attach resonator to X1
- 2. Connect base and collector at Q1
- 3. Connect PGND and TRGND with jumper at E



- \* DS1 is connected to A. If D6 switch is on among DS1, A becomes D6 port.
- \* DS2 is connected to B. If D7 switch is on among DS2, B becomes D7 port.
- \* If D6 switch among SW49~SW56 is on at D, the key 49~56 can be used as D6 port.
- \* If D7 switch among SW57~SW64 is on at D, the key 57~64 can be used as D7 port.
- \* note : the position of SW49~56 and SW57~64 in B/D is changed. The reference position is right.
- \* If you want to increase the remote controller valid distance, you try to disconnect R2 resistor and lessen R1 resistor.

#### HMS39112 TEST B/D Example

- 1. Attach resonator to X1
- 2. Attach 2222A transistor to Q1
- 3. Connect PGND and D6 with jumper at E
- 4. Attach about  $150\Omega$  to R3.



- \* DS1 is connected to A. If D6 switch is on among DS1, A becomes D6 port.
- \* DS2 is connected to B. If D7 switch is on among DS2, B becomes D7 port.
- \* If D6 switch among SW49~SW56 is on at D, the key 49~56 can be used as D6 port.
- \* If D7 switch among SW57~SW64 is on at D, the key 57~64 can be used as D7 port.
- \* note : the position of SW49~56 and SW57~64 in B/D is changed. The reference position is right.
- \* If you want to increase the remote controller valid distance, you try to disconnect R2 resistor and lessen R1 resistor.

#### **MASK ORDER & VERIFICATION SHEET** HMS3 112 -R 1. Customer Information Tel: **Company Name** Fax: Name & Signature Order Date 2. Device Information E-Mail Package Mask Data 20 DIP 20 SOP 20 SSOP File Name RHX DMP Check Sum @27C256 3. Mask Option Inclusion of Port R2 R3 Port K0 K1 K2 K3 R0 R1 R2 R3 Release of Pull-up Stop mode Y/N Register Y/N Status of Port D4 D5 D6 D port while a/b Stop mode 3. a: State of "L" forcibly, b: Remain the state just before 1. Don't use WDTR instruction in subroutine. stop instruction. You must select "a" option when you use 2. Use Br \$ at start (except 0 page ), end and Dport as key application. unused address in every page. 4. D6 port is available for HMS38112 but not available for HMS39112 4. Marking Specification Standard Marking User Marking MagnaChip - User LOGO R YWW $\bigcirc$ 5. Delivery Schedule Date Quantity Confirmation Mask Sample pc **Risk Order** pcs 6. ROM CODE Verification MagnaChip Semiconductor Ltd. write in below Customer write in below Verification Date : Please confirm our verification data. Check Sum : @27c256 TEL :82-270-4037 FAX :82-270-4075

Name & MagnaChip Semiconductor Ltd. Signature MCU APPLICATION TEAM

Approval Date :						
<i>I agree with your verification data and confirm you to make mask set.</i>						
TEL :		FAX :				
Company Name Section Name Signature	e: : :					