

DDR3 SDRAM Unbuffered DIMMs Based on 1Gb T-Die

**HMT112U6TFR8C
HMT112U7TFR8C
HMT125U6TFR8C
HMT125U7TFR8C**

* Hynix Semiconductor reserves the right to change products or specifications without notice.

Revision History

Revision No.	History	Draft Date	Remark
1.0	Initial Release	Nov. 2009	Web posting

Description

Hynix Unbuffered DDR3 SDRAM DIMMs (Unbuffered Double Data Rate Synchronous DRAM Dual In-Line Memory Modules) are low power, high-speed operation memory modules that use Hynix DDR3 SDRAM devices. These Unbuffered SDRAM DIMMs are intended for use as main memory when installed in systems such as PCs and workstations.

Features

- VDD=1.5V +/- 0.075V
- VDDQ=1.5V +/- 0.075V
- VDDSPD=3.0V to 3.6V
- Functionality and operations comply with the DDR3 SDRAM datasheet
- 8 internal banks
- Data transfer rates: PC3-10600, PC3-8500, or PC3-6400
- Bi-directional Differential Data Strobe
- 8 bit pre-fetch
- Burst Length (BL) switch on-the-fly: BL 8 or BC (Burst Chop) 4
- Supports ECC error correction and detection
- On Die Termination (ODT) supported
- Temperature sensor with integrated SPD (Serial Presence Detect) EEPROM
- RoHS compliant

* This product is in compliance with the RoHS directive.

Ordering Information

Part Number	Density	Organization	Component Composition	# of ranks	FDHS
HMT112U6TFR8C-G7/H9/PB	1GB	128Mx64	128Mx8(H5TQ1G83TFR)*8	1	X
HMT112U7TFR8C-G7/H9/PB	1GB	128Mx72	128Mx8(H5TQ1G83TFR)*9	1	X
HMT125U6TFR8C-G7/H9/PB	2GB	256Mx64	128Mx8(H5TQ1G83TFR)*16	2	X
HMT125U7TFR8C-G7/H9/PB	2GB	256Mx72	128Mx8(H5TQ1G83TFR)*18	2	X

Key Parameters

MT/s	Grade	tCK (ns)	CAS Latency (tCK)	tRCD (ns)	tRP (ns)	tRAS (ns)	tRC (ns)	CL-tRCD-tRP
DDR3-1066	-G7	1.875	7	13.125	13.125	37.5	50.625	7-7-7
DDR3-1333	-H9	1.5	9	13.5	13.5	36	49.5	9-9-9
DDR3-1600	-PB	1.25	11	13.75	13.75	35	48.75	11-11-11

Speed Grade

Grade	Frequency [MHz]						Remark
	CL6	CL7	CL8	CL9	CL10	CL11	
-G7	800	1066	1066				
-H9	800	1066	1066	1333	1333		
-PB	800	1066	1066	1333	1333	1600	

Address Table

	1GB(1Rx8)	1GB(1Rx8)	2GB(2Rx8)	2GB(2Rx8)
Refresh Method	8K/64ms	8K/64ms	8K/64ms	8K/64ms
Row Address	A0-A13	A0-A13	A0-A13	A0-A13
Column Address	A0-A9	A0-A9	A0-A9	A0-A9
Bank Address	BA0-BA2	BA0-BA2	BA0-BA2	BA0-BA2
Page Size	1KB	1KB	1KB	1KB

Pin Descriptions

Pin Name	Description	Pin Name	Description
A0–A15	SDRAM address bus	SCL	I ² C serial bus clock for EEPROM
BA0–BA2	SDRAM bank select	SDA	I ² C serial bus data line for EEPROM
$\overline{\text{RAS}}$	SDRAM row address strobe	SA0–SA2	I ² C slave address select for EEPROM
$\overline{\text{CAS}}$	SDRAM column address strobe	VDD*	SDRAM core power supply
$\overline{\text{WE}}$	SDRAM write enable	VDDQ*	SDRAM I/O Driver power supply
$\overline{\text{S0}}\text{--}\overline{\text{S1}}$	DIMM Rank Select Lines	VREFDQ	SDRAM I/O reference supply
CKE0–CKE1	SDRAM clock enable lines	VREFCA	SDRAM command/address reference supply
ODT0–ODT1	On-die termination control lines	VSS	Power supply return (ground)
DQ0–DQ63	DIMM memory data bus	VDDSPD	Serial EEPROM positive power supply
CB0–CB7	DIMM ECC check bits	NC	Spare pins (no connect)
DQS0–DQS8	SDRAM data strobes (positive line of differential pair)	TEST	Memory bus analysis tools (unused on memory DIMMS)
$\overline{\text{DQS0}}\text{--}\overline{\text{DQS8}}$	SDRAM data strobes (negative line of differential pair)	RESET	Set DRAMs to Known State
DM0–DM8	SDRAM data masks/high data strobes (x8-based x72 DIMMs)	VTT	SDRAM I/O termination supply
CK0–CK1	SDRAM clocks (positive line of differential pair)	RSVD	Reserved for future use
$\overline{\text{CK0}}\text{--}\overline{\text{CK1}}$	SDRAM clocks (negative line of differential pair)	-	-
*The VDD and VDDQ pins are tied common to a single power-plane on these designs			

Input/Output Functional Descriptions

Symbol	Type	Polarity	Function
$\overline{CK0-CK1}$ $\overline{CK0-CK1}$	SSTL	Differential crossing	CK and $\overline{CK}$ are differential clock inputs. All the DDR3 SDRAM addr/cntl inputs are sampled on the crossing of positive edge of CK and negative edge of $\overline{CK}$. Output (read) data is reference to the crossing of CK and $\overline{CK}$ (Both directions of crossing).
CKE0-CKE1	SSTL	Active High	Activates the SDRAM CK signal when high and deactivates the CK signal when low. By deactivating the clocks, CKE low initiates the Power Down mode, or the Self Refresh mode.
$\overline{S0-S1}$	SSTL	Active Low	Enables the associated SDRAM command decoder when low and disables the command decoder when high. When the command decoder is disabled, new commands are ignored but previous operations continue. This signal provides for external rank selection on systems with multiple ranks.
RAS, $\overline{CAS}$, $\overline{WE}$	SSTL	Active Low	$\overline{RAS}$, $\overline{CAS}$, and $\overline{WE}$ (ALONG WITH $\overline{S}$) define the command being entered.
ODT0-ODT1	SSTL	Active High	When high, termination resistance is enabled for all DQ, DQS, $\overline{DQS}$ and DM pins, assuming this function is enabled in the Mode Register 1 (MR1).
VREFDQ	Supply		Reference voltage for SSTL15 I/O inputs.
VREFCA	Supply		Reference voltage for SSTL 15 command/address inputs.
VDDQ	Supply		Power supply for the DDR3 SDRAM output buffers to provide improved noise immunity. For all current DDR3 unbuffered DIMM designs, VDDQ shares the same power plane as VDD pins.
BA0-BA2	SSTL	—	Selects which SDRAM bank of eight is activated.
A0-A15	SSTL	—	During a Bank Activate command cycle, Address input defines the row address (RA0-RA15). During a Read or Write command cycle, Address input defines the column address. In addition to the column address, AP is used to invoke autoprecharge operation at the end of the burst read or write cycle. If AP is high, autoprecharge is selected and BA0, BA1, BA2 defines the bank to be precharged. If AP is low, autoprecharge is disabled. During a Precharge command cycle, AP is used in conjunction with BA0, BA1, BA2 to control which bank(s) to precharge. If AP is high, all banks will be precharged regardless of the state of BA0, BA1 or BA2. If AP is low, BA0, BA1 and BA2 are used to define which bank to precharge. A12($\overline{BC}$) is sampled during READ and WRITE commands to determine if burst chop (on-the-fly) will be performed (HIGH, no burst chop; LOW, burst chopped).
DQ0-DQ63, CB0-CB7	SSTL	—	Data and Check Bit Input/Output pins.
DM0-DM8	SSTL	Active High	DM is an input mask signal for write data. Input data is masked when DM is sampled High coincident with that input data during a write access. DM is sampled on both edges of DQS. Although DM pins are input only, the DM loading matches the DQ and DQS loading.
VDD, VSS	Supply		Power and ground for the DDR3 SDRAM input buffers, and core logic. VDD and VDDQ pins are tied to VDD/VDDQ planes on these modules.

Symbol	Type	Polarity	Function
$\overline{\text{DQS0}}\text{--}\overline{\text{DQS8}}$ $\text{DQS0}\text{--}\text{DQS8}$	SSTL	Differential crossing	Data strobe for input and output data.
SA0–SA2		—	These signals are tied at the system planar to either Vss or VDDSPD to configure the serial SPD EEPROM address range.
SDA		—	This bidirectional pin is used to transfer data into or out of the SPD EEPROM. An external resistor may be connected from the SDA bus line to VDDSPD to act as a pullup on the system board.
SCL		—	This signal is used to clock data into and out of the SPD EEPROM. An external resistor may be connected from the SCL bus time to VDDSPD to act as a pullup on the system board.
VDDSPD	Supply		Power supply for SPD EEPROM. This supply is separate from the VDD/VDDQ power plane. EEPROM supply is operable from 3.0V to 3.6V.

Pin Assignments

Front Side(left 1–60)			Back Side(right 121–180)			Front Side(left 61–120)			Back Side(right 181–240)		
Pin #	x64 Non-ECC	x72 ECC	Pin #	x64 Non-ECC	x72 ECC	Pin #	x64 Non-ECC	x72 ECC	Pin #	x64 Non-ECC	x72 ECC
1	VREFDQ	VREFDQ	121	Vss	Vss	61	A2	A2	181	A1	A1
2	Vss	Vss	122	DQ4	DQ4	62	VDD	VDD	182	VDD	VDD
3	DQ0	DQ0	123	DQ5	DQ5	63	CK1	CK1	183	VDD	VDD
4	DQ1	DQ1	124	Vss	Vss	64	$\overline{\text{CK1}}$	$\overline{\text{CK1}}$	184	CK0	CK0
5	Vss	Vss	125	DM0	DM0	65	VDD	VDD	185	$\overline{\text{CK0}}$	$\overline{\text{CK0}}$
6	$\overline{\text{DQS0}}$	$\overline{\text{DQS0}}$	126	NC	NC	66	VDD	VDD	186	VDD	VDD
7	DQS0	DQS0	127	Vss	Vss	67	VREFCA	VREFCA	187	NC	NC
8	Vss	Vss	128	DQ6	DQ6	68	NC	NC	188	A0	A0
9	DQ2	DQ2	129	DQ7	DQ7	69	VDD	VDD	189	VDD	VDD
10	DQ3	DQ3	130	Vss	Vss	70	A10	A10	190	BA1 ²	BA1 ²
11	Vss	Vss	131	DQ12	DQ12	71	BA0 ²	BA0 ²	191	VDD	VDD
12	DQ8	DQ8	132	DQ13	DQ13	72	VDD	VDD	192	$\overline{\text{RAS}}$	$\overline{\text{RAS}}$
13	DQ9	DQ9	133	Vss	Vss	73	$\overline{\text{WE}}$	$\overline{\text{WE}}$	193	$\overline{\text{S0}}$	$\overline{\text{S0}}$
14	Vss	Vss	134	DM1	DM1	74	$\overline{\text{CAS}}$	$\overline{\text{CAS}}$	194	VDD	VDD
15	$\overline{\text{DQS1}}$	$\overline{\text{DQS1}}$	135	NC	NC	75	VDD	VDD	195	ODT0	ODT0
16	DQS1	DQS1	136	Vss	Vss	76	S1	S1	196	A13	A13

NC = No Connect; RFU = Reserved Future Use

1. NC pins should not be connected to anything on the DIMM, including bussing within the NC group.
2. Address pins A3–A8 and BA0 and BA1 can be mirrored or not mirrored.

Front Side(left 1–60)			Back Side(right 121–180)			Front Side(left 61–120)			Back Side(right 181–240)		
Pin #	x64 Non-ECC	x72 ECC	Pin #	x64 Non-ECC	x72 ECC	Pin #	x64 Non-ECC	x72 ECC	Pin #	x64 Non-ECC	x72 ECC
17	Vss	Vss	137	DQ14	DQ14	77	ODT1	ODT1	197	VDD	VDD
18	DQ10	DQ10	138	DQ15	DQ15	78	VDD	VDD	198	NC	NC
19	DQ11	DQ11	139	Vss	Vss	79	NC	NC	199	Vss	Vss
20	Vss	Vss	140	DQ20	DQ20	80	Vss	Vss	200	DQ36	DQ36
21	DQ16	DQ16	141	DQ21	DQ21	81	DQ32	DQ32	201	DQ37	DQ37
22	DQ17	DQ17	142	Vss	Vss	82	DQ33	DQ33	202	Vss	Vss
23	Vss	Vss	143	DM2	DM2	83	Vss	Vss	203	DM4	DM4
24	$\overline{\text{DQS2}}$	$\overline{\text{DQS2}}$	144	$\overline{\text{NC}}$	$\overline{\text{NC}}$	84	$\overline{\text{DQS4}}$	$\overline{\text{DQS4}}$	204	NC	NC
25	DQS2	DQS2	145	Vss	Vss	85	DQS4	DQS4	205	Vss	Vss
26	Vss	Vss	146	DQ22	DQ22	86	Vss	Vss	206	DQ38	DQ38
27	DQ18	DQ18	147	DQ23	DQ23	87	DQ34	DQ34	207	DQ39	DQ39
28	DQ19	DQ19	148	Vss	Vss	88	DQ35	DQ35	208	Vss	Vss
29	Vss	Vss	149	DQ28	DQ28	89	Vss	Vss	209	DQ44	DQ44
30	DQ24	DQ24	150	DQ29	DQ29	90	DQ40	DQ40	210	DQ45	DQ45
31	DQ25	DQ25	151	Vss	Vss	91	DQ41	DQ41	211	Vss	Vss
32	Vss	Vss	152	DM3	DM3	92	Vss	Vss	212	DM5	DM5
33	$\overline{\text{DQS3}}$	$\overline{\text{DQS3}}$	153	NC	NC	93	$\overline{\text{DQS5}}$	$\overline{\text{DQS5}}$	213	NC	NC
34	DQS3	DQS3	154	Vss	Vss	94	DQS5	DQS5	214	Vss	Vss
35	Vss	Vss	155	DQ30	DQ30	95	Vss	Vss	215	DQ46	DQ46
36	DQ26	DQ26	156	DQ31	DQ31	96	DQ42	DQ42	216	DQ47	DQ47
37	DQ27	DQ27	157	Vss	Vss	97	DQ43	DQ43	217	Vss	Vss
38	Vss	Vss	158	NC	CB4	98	Vss	Vss	218	DQ52	DQ52
39	NC	CB0	159	NC	CB5	99	DQ48	DQ48	219	DQ53	DQ53
40	NC	CB1	160	Vss	Vss	100	DQ49	DQ49	220	Vss	Vss
41	Vss	Vss	161	DM8	DM8	101	Vss	Vss	221	DM6	DM6
42	NC	$\overline{\text{DQS8}}$	162	NC	NC	102	$\overline{\text{DQS6}}$	$\overline{\text{DQS6}}$	222	NC	NC
43	NC	DQS8	163	Vss	Vss	103	DQS6	DQS6	223	Vss	Vss
44	Vss	Vss	164	NC	CB6	104	Vss	Vss	224	DQ54	DQ54
45	NC	CB2	165	NC	CB7	105	DQ50	DQ50	225	DQ55	DQ55
46	NC	CB3	166	Vss	Vss	106	DQ51	DQ51	226	Vss	Vss
47	Vss	Vss	167	NC	NC	107	Vss	Vss	227	DQ60	DQ60

NC = No Connect; RFU = Reserved Future Use

1. NC pins should not be connected to anything on the DIMM, including bussing within the NC group.
2. Address pins A3–A8 and BA0 and BA1 can be mirrored or not mirrored.

Front Side(left 1–60)			Back Side(right 121–180)			Front Side(left 61–120)			Back Side(right 181–240)		
Pin #	x64 Non-ECC	x72 ECC	Pin #	x64 Non-ECC	x72 ECC	Pin #	x64 Non-ECC	x72 ECC	Pin #	x64 Non-ECC	x72 ECC
48	NC	NC	168	Reset	Reset	108	DQ56	DQ56	228	DQ61	DQ61
KEY			KEY			109	DQ57	DQ57	229	Vss	Vss
49	NC	NC	169	CKE1/NC	CKE1/NC	110	Vss	Vss	230	DM7	DM7
50	CKE0	CKE0	170	VDD	VDD	111	$\overline{\text{DQS7}}$	$\overline{\text{DQS7}}$	231	NC	NC
51	VDD	VDD	171	NC	NC	112	DQS7	DQS7	232	Vss	Vss
52	BA2	BA2	172	NC	NC	113	Vss	Vss	233	DQ62	DQ62
53	NC	NC	173	VDD	VDD	114	DQ58	DQ58	234	DQ63	DQ63
54	VDD	VDD	174	A12	A12	115	DQ59	DQ59	235	Vss	Vss
55	All	All	175	A9	A9	116	Vss	Vss	236	VDDSPD	VDDSPD
56	A7 ²	A7 ²	176	VDD	VDD	117	SA0	SA0	237	SA1	SA1
57	VDD	VDD	177	A8 ²	A8 ²	118	SCL	SCL	238	SDA	SDA
58	A5 ²	A5 ²	178	A6 ²	A6 ²	119	SA2	SA2	239	Vss	Vss
59	A4 ²	A4 ²	179	VDD	VDD	120	VTT	VTT	240	VTT	VTT
60	VDD	VDD	180	A3 ²	A3 ²						


NC = No Connect; RFU = Reserved Future Use

1. NC pins should not be connected to anything on the DIMM, including bussing within the NC group.
2. Address pins A3–A8 and BA0 and BA1 can be mirrored or not mirrored.

On DIMM Thermal Sensor

The DDR3 SDRAM DIMM temperature is monitored by integrated thermal sensor. The integrated thermal sensor comply with JEDEC “TSE2002av, Serial Presence Detect with Temperature Sensor”.

Connection of Thermal Sensor




Temperature-to-Digital Conversion Performance


Parameter	Condition	Min	Typ	Max	Unit
Temperature Sensor Accuracy (Grade B)	Active Range, $75^{\circ}\text{C} < T_A < 95^{\circ}\text{C}$	-	± 0.5	± 1.0	$^{\circ}\text{C}$
	Monitor Range, $40^{\circ}\text{C} < T_A < 125^{\circ}\text{C}$	-	± 1.0	± 2.0	$^{\circ}\text{C}$
	$-20^{\circ}\text{C} < T_A < 125^{\circ}\text{C}$	-	± 2.0	± 3.0	$^{\circ}\text{C}$
Resolution			0.25		$^{\circ}\text{C}$

Functional Block Diagram


1GB, 128Mx64 Module(1Rank of x8)




1GB, 128Mx72 Module(1Rank of x8)



2GB, 256Mx64 Module(2Rank of x8)



2GB, 256Mx72 Module(2Rank of x8)



Absolute Maximum Ratings

Absolute Maximum DC Ratings

Absolute Maximum DC Ratings

Symbol	Parameter	Rating	Units	Notes
VDD	Voltage on VDD pin relative to Vss	- 0.4 V ~ 1.975 V	V	1,
VDDQ	Voltage on VDDQ pin relative to Vss	- 0.4 V ~ 1.975 V	V	1,
V _{IN} , V _{OUT}	Voltage on any pin relative to Vss	- 0.4 V ~ 1.975 V	V	1
T _{STG}	Storage Temperature	-55 to +100	°C	1, 2

Notes:

1. Stresses greater than those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. Storage Temperature is the case surface temperature on the center/top side of the DRAM. For the measurement conditions, please refer to JEDEC standard.
3. VDD and VDDQ must be within 300mV of each other at all times; and VREF must not be greater than 0.6XVDDQ, When VDD and VDDQ are less than 500mV; VREF may be equal to or less than 300mV.

DRAM Component Operating Temperature Range

Temperature Range

Symbol	Parameter	Rating	Units	Notes
T _{OPER}	Normal Operating Temperature Range	0 to 85	°C	1,2
	Extended Temperature Range	85 to 95	°C	1,3

Notes:

1. Operating Temperature T_{OPER} is the case surface temperature on the center / top side of the DRAM. For measurement conditions, please refer to the JEDEC document JEDEC51-2.
2. The Normal Temperature Range specifies the temperatures where all DRAM specifications will be supported. During operation, the DRAM case temperature must be maintained between 0 - 85°C under all operating conditions.
3. Some applications require operation of the DRAM in the Extended Temperature Range between 85°C and 95°C case temperature. Full specifications are guaranteed in this range, but the following additional conditions apply:
 - a. Refresh commands must be doubled in frequency, therefore reducing the Refresh interval tREFI to 3.9 μs. It is also possible to specify a component with 1X refresh (tREFI to 7.8μs) in the Extended Temperature Range. Please refer to the DIMM SPD for option availability
 - b. Hynix DDR3 SDRAMs support Auto Self-Refresh and Extended Temperature Range and please refer to Hynix component datasheet and/or the DIMM SPD for tREFI requirement in the Extended Temperature Range.

AC & DC Operating Conditions

Recommended DC Operating Conditions

Recommended DC Operating Conditions

Symbol	Parameter	Rating			Units	Notes
		Min.	Typ.	Max.		
VDD	Supply Voltage	1.425	1.500	1.575	V	1,2
VDDQ	Supply Voltage for Output	1.425	1.500	1.575	V	1,2

Notes:

1. Under all conditions, VDDQ must be less than or equal to VDD.
2. VDDQ tracks with VDD. AC parameters are measured with VDD and VDDQ tied together.

AC & DC Input Measurement Levels

AC and DC Logic Input Levels for Single-Ended Signals

AC and DC Input Levels for Signal-Ended Command and Address Signals

Single Ended AC and DC Input Levels for Command and Address

Symbol	Parameter	DDR3-800/1066/1333/1600		Unit	Notes
		Min	Max		
VIH.CA(DC100)	DC input logic high	Vref + 0.100	VDD	V	1
VIL.CA(DC100)	DC input logic low	VSS	Vref - 0.100	V	1
VIH.CA(AC175)	AC input logic high	Vref + 0.175	Note2	V	1, 2
VIL.CA(AC175)	AC input logic low	Note2	Vref - 0.175	V	1, 2
VIH.CA(AC150)	AC Input logic high	Vref + 0.150	Note2	V	1, 2
VIL.CA(AC150)	AC input logic low	Note2	Vref - 0.150	V	1, 2
V _{RefCA(DC)}	Reference Voltage for ADD, CMD inputs	0.49 * VDD	0.51 * VDD	V	3, 4

Notes:

1. For input only pins except $\overline{\text{RESET}}$, Vref = VrefCA (DC).
2. Refer to "Overshoot and Undershoot Specifications" on page 29.
3. The ac peak noise on V_{Ref} may not allow V_{Ref} to deviate from V_{RefCA(DC)} by more than +/-1% VDD (for reference: approx. +/- 15 mV).
4. For reference: approx. VDD/2 +/- 15 mV.

AC and DC Input Levels for Signal-Ended Signals

DDR3 SDRAM will support two Vih/Vil AC levels for DDR3-800 and DDR3-1066 as specified in the table below. DDR3 SDRAM will also support corresponding tDS values (Table 41 and Table 47 in “DDR3 Device Operation”) as well as derating tables in Table 44 of “DDR3 Device Operation” depending on Vih/Vil AC levels.

Single Ended AC and DC Input Levels for DQ and DM

Symbol	Parameter	DDR3-800/1066		DDR3-1333/1600		Unit	Notes
		Min	Max	Min	Max		
VIH.CA(DC100)	DC input logic high	Vref + 0.100	VDD	Vref + 0.100	VDD	V	1
VIL.CA(DC100)	DC input logic low	VSS	Vref - 0.100	VSS	Vref - 0.100	V	1
VIH.CA(AC175)	AC input logic high	Vref + 0.175	Note2	-	-	V	1, 2
VIL.CA(AC175)	AC input logic low	Note2	Vref - 0.175	-	-	V	1, 2
VIH.CA(AC150)	AC Input logic high	Vref + 0.150	Note2	Vref + 0.150	Note2	V	1, 2
VIL.CA(AC150)	AC input logic low	Note2	Vref - 0.150	Note2	Vref - 0.150	V	1, 2
V _{RefDQ(DC)}	Reference Voltage for DQ, DM inputs	0.49 * VDD	0.51 * VDD	0.49 * VDD	0.51 * VDD	V	3, 4

Notes:

1. Vref = VrefDQ (DC).
2. Refer to “Overshoot and Undershoot Specifications” on page 29.
3. The ac peak noise on V_{Ref} may not allow V_{Ref} to deviate from V_{RefDQ(DC)} by more than +/-1% VDD (for reference: approx. +/- 15 mV).
4. For reference: approx. VDD/2 +/- 15 mV.

Vref Tolerances

The dc-tolerance limits and ac-noise limits for the reference voltages V_{RefCA} and V_{RefDQ} are illustrated in figure below. It shows a valid reference voltage $V_{\text{Ref}}(t)$ as a function of time. (V_{Ref} stands for V_{RefCA} and V_{RefDQ} likewise).

$V_{\text{Ref}}(\text{DC})$ is the linear average of $V_{\text{Ref}}(t)$ over a very long period of time (e.g. 1 sec). This average has to meet the min/max requirements in the table "Differential Input Slew Rate Definition" on page24. Furthermore $V_{\text{Ref}}(t)$ may temporarily deviate from $V_{\text{Ref}}(\text{DC})$ by no more than $\pm 1\% \text{ VDD}$.




Illustration of $V_{\text{Ref}}(\text{DC})$ tolerance and V_{Ref} ac-noise limits

The voltage levels for setup and hold time measurements $V_{\text{IH(AC)}}$, $V_{\text{IH(DC)}}$, $V_{\text{IL(AC)}}$, and $V_{\text{IL(DC)}}$ are dependent on V_{Ref} .


" V_{Ref} " shall be understood as $V_{\text{Ref}}(\text{DC})$, as defined in figure above.

This clarifies that dc-variations of V_{Ref} affect the absolute voltage a signal has to reach to achieve a valid high or low level and therefore the time to which setup and hold is measured. System timing and voltage budgets need to account for $V_{\text{Ref}}(\text{DC})$ deviations from the optimum position within the data-eye of the input signals.

This also clarifies that the DRAM setup/hold specification and derating values need to include time and voltage associated with $V_{\text{Ref}}\text{ac-noise}$. Timing and voltage effects due to ac-noise on V_{Ref} up to the specified limit ($\pm 1\% \text{ of VDD}$) are included in DRAM timings and their associated deratings.

AC and DC Logic Input Levels for Differential Signals

Differential signal definition



Differential swing requirements for clock (CK - $\overline{\text{CK}}$) and strobe (DQS - $\overline{\text{DQS}}$)

Differential AC and DC Input Levels

Symbol	Parameter	DDR3-800, 1066, 1333, & 1600		Unit	Notes
		Min	Max		
VIHdiff	Differential input high	+ 0.200	Note 3	V	1
VILdiff	Differential input logic low	Note 3	- 0.200	V	1
VIHdiff (ac)	Differential input high ac	2 x (VIH (ac) - Vref)	Note 3	V	2
VILdiff (ac)	Differential input low ac	Note 3	2 x (VIL (ac) - Vref)	V	2

Notes:

- Used to define a differential signal slew-rate.
- For CK - $\overline{\text{CK}}$ use VIH/VIL (ac) of AADD/CMD and VREFCA; for DQS - $\overline{\text{DQS}}$, DQSL, $\overline{\text{DQSL}}$, DQSU, $\overline{\text{DQSU}}$ use VIH/VIL (ac) of DQs and VREFDQ; if a reduced ac-high or ac-low levels is used for a signal group, then the reduced level applies also here.
- These values are not defined; however, the single-ended signals Ck, $\overline{\text{CK}}$, DQS, $\overline{\text{DQS}}$, DQSL, $\overline{\text{DQSL}}$, DQSU, $\overline{\text{DQSU}}$ need to be within the respective limits (VIH (dc) max, VIL (dc) min) for single-ended signals as well as the limitations for overshoot and undershoot. Refer to "Overshoot and Undershoot Specifications" on page 29.

Allowed time before ringback (tDVAC) for CK - $\overline{\text{CK}}$ and DQS - $\overline{\text{DQS}}$

Slew Rate [V/ns]	tDVAC [ps] @ VIH/Ldiff (ac) = 350mV		tDVAC [ps] @ VIH/Ldiff (ac) = 300mV	
	min	max	min	max
> 4.0	75	-	175	-
4.0	57	-	170	-
3.0	50	-	167	-
2.0	38	-	163	-
1.8	34	-	162	-
1.6	29	-	161	-
1.4	22	-	159	-
1.2	13	-	155	-
1.0	0	-	150	-
< 1.0	0	-	150	-


Single-ended requirements for differential signals

Each individual component of a differential signal (CK, DQS, DQSL, DQSU, $\overline{\text{CK}}$, $\overline{\text{DQS}}$, $\overline{\text{DQSL}}$, or $\overline{\text{DQSU}}$) has also to comply with certain requirements for single-ended signals.

CK and $\overline{\text{CK}}$ have to approximately reach VSEHmin / VSELmax (approximately equal to the ac-levels (VIH (ac) / VIL (ac)) for ADD/CMD signals) in every half-cycle.

DQS, DQSL, DQSU, $\overline{\text{DQS}}$, $\overline{\text{DQSL}}$ have to reach VSEHmin / VSELmax (approximately the ac-levels (VIH (ac) / VIL (ac)) for DQ signals) in every half-cycle preceding and following a valid transition.

Note that the applicable ac-levels for ADD/CMD and DQ's might be different per speed-bin etc. E.g., if VIH.CA(AC150)/VIL.CA(AC150) is used for ADD/CMD signals, then these ac-levels apply also for the single-ended signals CK and $\overline{\text{CK}}$.



Single-ended requirements for differential signals.

Note that, while ADD/CMD and DQ signal requirements are with respect to Vref, the single-ended components of differential signals have a requirement with respect to VDD / 2; this is nominally the same. the transition of single-ended signals through the ac-levels is used to measure setup time. For single-ended components of differential signals the requirement to reach VSELmax, VSEHmin has no bearing on timing, but adds a restriction on the common mode characteristics of these signals.

Single-ended levels for CK, DQS, DQSL, DQSU, $\overline{\text{CK}}$, $\overline{\text{DQS}}$, $\overline{\text{DQSL}}$ or $\overline{\text{DQSU}}$


Symbol	Parameter	DDR3-800, 1066, 1333, & 1600		Unit	Notes
		Min	Max		
VSEH	Single-ended high level for strobes	$(\text{VDD} / 2) + 0.175$	Note 3	V	1,2
	Single-ended high level for Ck, $\overline{\text{CK}}$	$(\text{VDD} / 2) + 0.175$	Note 3	V	1,2
VSEL	Single-ended low level for strobes	Note 3	$(\text{VDD} / 2) - 0.175$	V	1,2
	Single-ended low level for CK, $\overline{\text{CK}}$	Note 3	$(\text{VDD} / 2) - 0.175$	V	1,2

Notes:

- For CK, $\overline{\text{CK}}$ use VIH/VIL (ac) of ADD/CMD; for strobes (DQS, $\overline{\text{DQS}}$, DQSL, $\overline{\text{DQSL}}$, DQSU, $\overline{\text{DQSU}}$) use VIH/VIL (ac) of DQs.
- VIH (ac)/VIL (ac) for DQs is based on VREFDQ; VIH (ac)/VIL (ac) for ADD/CMD is based on VREFCA; if a reduced ac-high or ac-low level is used for a signal group, then the reduced level applies also here.
- These values are not defined; however, the single-ended signals Ck, $\overline{\text{CK}}$, DQS, $\overline{\text{DQS}}$, DQSL, $\overline{\text{DQSL}}$, DQSU, $\overline{\text{DQSU}}$ need to be within the respective limits (VIH (dc) max, VIL (dc) min) for single-ended signals as well as the limitations for overshoot and undershoot. Refer to "Overshoot and Undershoot Specifications" on page 29.

Differential Input Cross Point Voltage

To guarantee tight setup and hold times as well as output skew parameters with respect to clock and strobe, each cross point voltage of differential input signals (CK, $\overline{\text{CK}}$ and DQS, $\overline{\text{DQS}}$) must meet the requirements in table below. The differential input cross point voltage V_{IX} is measured from the actual cross point of true and complement signals to the midlevel between of VDD and VSS



Vix Definition

Cross point voltage for differential input signals (CK, DQS)

Symbol	Parameter	DDR3-800, 1066, 1333, & 1600		Unit	Notes
		Min	Max		
V_{IX}	Differential Input Cross Point Voltage relative to VDD/2 for CK, $\overline{CK}$	-150	150	mV	1
		-175	175	mV	
V_{IX}	Differential Input Cross Point Voltage relative to VDD/2 for DQS, $\overline{DQS}$	-150	150	mV	

Notes:

- Extended range for V_{IX} is only allowed for clock and if single-ended clock input signals CK and $\overline{CK}$ are monotonic with a single-ended swing VSEL / VSEH of at least VDD/2 +/-250 mV, and when the differential slew rate of CK - $\overline{CK}$ is larger than 3 V/ns.
- Refer to the table "Single-ended levels for CK, DQS, DQSL, DQSU, CK, DQS, DQSL or DQSU" on page 22 for VSEL and VSEH standard values.

Slew Rate Definitions for Single-Ended Input Signals

See 7.5 "Address / Command Setup, Hold and Derating" on page 137 in "DDR3 Device Operation" for single-ended slew rate definitions for address and command signals.

See 7.6 "Data Setup, Hold and Slew Rate Derating" on page 144 in "DDR3 Device Operation" for single-ended slew rate definition for data signals.

Slew Rate Definitions for Differential Input Signals


Input slew rate for differential signals (CK, $\overline{\text{CK}}$ and DQS, $\overline{\text{DQS}}$) are defined and measured as shown in table and Figure below.

Differential Input Slew Rate Definition

Description	Measured		Defined by
	Min	Max	
Differential input slew rate for rising edge (CK-CK and DQS-DQS)	VILdiffmax	VIHdiffmin	$[\text{VIHdiffmin} - \text{VILdiffmax}] / \Delta\text{TRdiff}$
Differential input slew rate for falling edge (CK- $\overline{\text{CK}}$ and DQS- $\overline{\text{DQS}}$)	VIHdiffmin	VILdiffmax	$[\text{VIHdiffmin} - \text{VILdiffmax}] / \Delta\text{TFdiff}$

Notes:

The differential signal (i.e. CK- $\overline{\text{CK}}$ and DQS- $\overline{\text{DQS}}$) must be linear between these thresholds.



Differential Input Slew Rate Definition for DQS, DQS# and CK, CK#

Differential Input Slew Rate Definition for DQS, $\overline{\text{DQS}}$ and CK, $\overline{\text{CK}}$

AC & DC Output Measurement Levels

Single Ended AC and DC Output Levels

Table below shows the output levels used for measurements of single ended signals.

Single-ended AC and DC Output Levels

Symbol	Parameter	DDR3-800, 1066, 1333 and 1600	Unit	Notes
$V_{OH(DC)}$	DC output high measurement level (for IV curve linearity)	$0.8 \times V_{DDQ}$	V	
$V_{OM(DC)}$	DC output mid measurement level (for IV curve linearity)	$0.5 \times V_{DDQ}$	V	
$V_{OL(DC)}$	DC output low measurement level (for IV curve linearity)	$0.2 \times V_{DDQ}$	V	
$V_{OH(AC)}$	AC output high measurement level (for output SR)	$V_{TT} + 0.1 \times V_{DDQ}$	V	1
$V_{OL(AC)}$	AC output low measurement level (for output SR)	$V_{TT} - 0.1 \times V_{DDQ}$	V	1

Notes:

1. The swing of $\pm 0.1 \times V_{DDQ}$ is based on approximately 50% of the static single ended output high or low swing with a driver impedance of 40Ω and an effective test load of 25Ω to $V_{TT} = V_{DDQ} / 2$.

Differential AC and DC Output Levels

Table below shows the output levels used for measurements of single ended signals.

Differential AC and DC Output Levels

Symbol	Parameter	DDR3-800, 1066, 1333 and 1600	Unit	Notes
$V_{OHdiff(AC)}$	AC differential output high measurement level (for output SR)	$+ 0.2 \times V_{DDQ}$	V	1
$V_{OLdiff(AC)}$	AC differential output low measurement level (for output SR)	$- 0.2 \times V_{DDQ}$	V	1

Notes:

1. The swing of $\pm 0.2 \times V_{DDQ}$ is based on approximately 50% of the static differential output high or low swing with a driver impedance of 40Ω and an effective test load of 25Ω to $V_{TT} = V_{DDQ}/2$ at each of the differential outputs.

Single Ended Output Slew Rate


When the Reference load for timing measurements, output slew rate for falling and rising edges is defined and measured between $V_{OL(AC)}$ and $V_{OH(AC)}$ for single ended signals are shown in table and Figure below.

Single-ended Output slew Rate Definition

Description	Measured		Defined by
	From	To	
Single-ended output slew rate for rising edge	$V_{OL(AC)}$	$V_{OH(AC)}$	$[V_{OH(AC)} - V_{OL(AC)}] / \Delta TR_{se}$
Single-ended output slew rate for falling edge	$V_{OH(AC)}$	$V_{OL(AC)}$	$[V_{OH(AC)} - V_{OL(AC)}] / \Delta TF_{se}$

Notes:

- Output slew rate is verified by design and characterisation, and may not be subject to production test.



Single Ended Output slew Rate Definition

Output Slew Rate (single-ended)

		DDR3-800		DDR3-1066		DDR3-1333		DDR3-1600		Units
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	
Single-ended Output Slew Rate	SRQse	2.5	5	2.5	5	2.5	5	TBD	5	V/ns

Description: SR; Slew Rate

Q: Query Output (like in DQ, which stands for Data-in, Query-Output)

se: Single-ended Signals

For Ron = RZQ/7 setting

Differential Output Slew Rate


With the reference load for timing measurements, output slew rate for falling and rising edges is defined and measured between VOLdiff (AC) and VOHdiff (AC) for differential signals as shown in table and Figure below.

Differential Output Slew Rate Definition

Description	Measured		Defined by
	From	To	
Differential output slew rate for rising edge	V _{OLdiff} (AC)	V _{OHdiff} (AC)	$[V_{OHdiff} (AC) - V_{OLdiff} (AC)] / \Delta t_{Rdiff}$
Differential output slew rate for falling edge	V _{OHdiff} (AC)	V _{OLdiff} (AC)	$[V_{OHdiff} (AC) - V_{OLdiff} (AC)] / \Delta t_{Fdiff}$

Notes:

- Output slew rate is verified by design and characterization, and may not be subject to production test.



Differential Output slew Rate Definition

Differential Output Slew Rate

		DDR3-800		DDR3-1066		DDR3-1333		DDR3-1600		Units
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	
Differential Output Slew Rate	SRQdiff	5	10	5	10	5	10	TBD	10	V/ns

Description: SR; Slew Rate

Q: Query Output (like in DQ, which stands for Data-in, Query-Output)


se: Single-ended Signals

For Ron = RZQ/7 setting

Reference Load for AC Timing and Output Slew Rate

Figure Below represents the effective reference load of 25 ohms used in defining the relevant AC timing parameters of the device as well as output slew rate measurements.

It is not intended as a precise representation of any particular system environment or a depiction of the actual load presented by a production tester. System designers should use IBIS or other simulation tools to correlate the timing reference load to a system environment. Manufacturers correlate to their production test conditions, generally one or more coaxial transmission lines terminated at the tester electronics.




Reference Load for AC Timing and Output Slew Rate

Overshoot and Undershoot Specifications

Address and Control Overshoot and Undershoot Specifications

AC Overshoot/Undershoot Specification for Address and Control Pins

Parameter	DDR3-800	DDR3-1066	DDR3-1333	DDR3-1600	Units
Maximum peak amplitude allowed for overshoot area. (See Figure below)	0.4	0.4	0.4	0.4	V
Maximum peak amplitude allowed for undershoot area. (See Figure below)	0.4	0.4	0.4	0.4	V
Maximum overshoot area above VDD (See Figure below)	0.67	0.5	0.4	0.33	V-ns
Maximum undershoot area below VSS (See Figure below)	0.67	0.5	0.4	0.33	V-ns
(A0-A15, BA0-BA3, CS, RAS, CAS, WE, CKE, ODT)					
See figure below for each parameter definition					



Address and Control Overshoot and Undershoot Definition

Address and Control Overshoot and Undershoot Definition


Clock, Data, Strobe and Mask Overshoot and Undershoot Specifications

AC Overshoot/Undershoot Specification for Clock, Data, Strobe and Mask

Parameter	DDR3-800	DDR3-1066	DDR3-1333	DDR3-1600	Units
Maximum peak amplitude allowed for overshoot area. (See Figure below)	0.4	0.4	0.4	0.4	V
Maximum peak amplitude allowed for undershoot area. (See Figure below)	0.4	0.4	0.4	0.4	V
Maximum overshoot area above VDD (See Figure below)	0.25	0.19	0.15	0.13	V-ns
Maximum undershoot area below VSS (See Figure below)	0.25	0.19	0.15	0.13	V-ns

(CK, $\overline{\text{CK}}$, DQ, DQS, $\overline{\text{DQS}}$, DM)

See figure below for each parameter definition



Clock, Data Strobe and Mask Overshoot and Undershoot Definition

Clock, Data, Strobe and Mask Overshoot and Undershoot Definition

Refresh parameters by device density

Refresh parameters by device density

Parameter	RTT_Nom Setting		512Mb	1Gb	2Gb	4Gb	8Gb	Units	Notes
REF command ACT or REF command time	tRFC		90	110	160	300	350	ns	
Average periodic refresh interval	tREFI	$0\text{ }^{\circ}\text{C} \leq T_{\text{CASE}} \leq 85\text{ }^{\circ}\text{C}$	7.8	7.8	7.8	7.8	7.8	us	
		$85\text{ }^{\circ}\text{C} < T_{\text{CASE}} \leq 95\text{ }^{\circ}\text{C}$	3.9	3.9	3.9	3.9	3.9	us	

Standard Speed Bins

DDR3 SDRAM Standard Speed Bins include tCK, tRCD, tRP, tRAS and tRC for each corresponding bin.

DDR3-800 Speed Bins

For specific Notes See “Speed Bin Table Notes” on page 36.

Speed Bin			DDR3-800E		Unit	Notes
CL - nRCD - nRP			6-6-6			
Parameter	Symbol	min	max			
Internal read command to first data	t_{AA}	15	20	ns		
ACT to internal read or write delay time	t_{RCD}	15	—	ns		
PRE command period	t_{RP}	15	—	ns		
ACT to ACT or REF command period	t_{RC}	52.5	—	ns		
ACT to PRE command period	t_{RAS}	37.5	9 * tREFI	ns		
CL = 5	CWL = 5	$t_{CK(AVG)}$	Reserved		ns	1, 2, 3, 4
CL = 6	CWL = 5	$t_{CK(AVG)}$	2.5	3.3	ns	1, 2, 3
Supported CL Settings			6		n_{CK}	
Supported CWL Settings			5		n_{CK}	

DDR3-1066 Speed Bins

For specific Notes See “Speed Bin Table Notes” on page 36.

Speed Bin			DDR3-1066F		Unit	Note
CL - nRCD - nRP			7-7-7			
Parameter	Symbol	min	max			
Internal read command to first data	t_{AA}	13.125	20		ns	
ACT to internal read or write delay time	t_{RCD}	13.125	—		ns	
PRE command period	t_{RP}	13.125	—		ns	
ACT to ACT or REF command period	t_{RC}	50.625	—		ns	
ACT to PRE command period	t_{RAS}	37.5	9 * tREFI		ns	
CL = 5	CWL = 5	$t_{CK(AVG)}$	Reserved		ns	1, 2, 3, 4, 5
	CWL = 6	$t_{CK(AVG)}$	Reserved		ns	4
CL = 6	CWL = 5	$t_{CK(AVG)}$	2.5	3.3	ns	1, 2, 3, 5
	CWL = 6	$t_{CK(AVG)}$	Reserved		ns	1, 2, 3, 4
CL = 7	CWL = 5	$t_{CK(AVG)}$	Reserved		ns	4
	CWL = 6	$t_{CK(AVG)}$	1.875	< 2.5	ns	1, 2, 3, 4
CL = 8	CWL = 5	$t_{CK(AVG)}$	Reserved		ns	4
	CWL = 6	$t_{CK(AVG)}$	1.875	< 2.5	ns	1, 2, 3
Supported CL Settings			6, 7, 8		n_{CK}	
Supported CWL Settings			5, 6		n_{CK}	

DDR3-1333 Speed Bins

For specific Notes See “Speed Bin Table Notes” on page 36.

Speed Bin			DDR3-1333H		Unit	Note
CL - nRCD - nRP			9-9-9			
Parameter	Symbol	min	max			
Internal read command to first data	t_{AA}	13.5 (13.125) ⁸	20		ns	
ACT to internal read or write delay time	t_{RCD}	13.5 (13.125) ⁸	—		ns	
PRE command period	t_{RP}	13.5 (13.125) ⁸	—		ns	
ACT to ACT or REF command period	t_{RC}	49.5 (49.125) ⁸	—		ns	
ACT to PRE command period	t_{RAS}	36	9 * tREFI		ns	
CL = 5	CWL = 5	$t_{CK(AVG)}$	Reserved		ns	1,2, 3,4, 6
	CWL = 6, 7	$t_{CK(AVG)}$	Reserved		ns	4
CL = 6	CWL = 5	$t_{CK(AVG)}$	2.5	3.3	ns	1, 2, 3, 6
	CWL = 6	$t_{CK(AVG)}$	Reserved		ns	1, 2, 3, 4, 6
	CWL = 7	$t_{CK(AVG)}$	Reserved		ns	4
CL = 7	CWL = 5	$t_{CK(AVG)}$	Reserved		ns	4
	CWL = 6	$t_{CK(AVG)}$	1.875	< 2.5	ns	1, 2, 3, 4, 6
		Reserved				
	CWL = 7	$t_{CK(AVG)}$	Reserved		ns	1, 2, 3, 4
CL = 8	CWL = 5	$t_{CK(AVG)}$	Reserved		ns	4
	CWL = 6	$t_{CK(AVG)}$	1.875	< 2.5	ns	1, 2, 3, 6
	CWL = 7	$t_{CK(AVG)}$	Reserved		ns	1, 2, 3, 4
CL = 9	CWL = 5, 6	$t_{CK(AVG)}$	Reserved		ns	4
	CWL = 7	$t_{CK(AVG)}$	1.5	<1.875	ns	1, 2, 3, 4
CL = 10	CWL = 5, 6	$t_{CK(AVG)}$	Reserved		ns	4
	CWL = 7	$t_{CK(AVG)}$	1.5	<1.875	ns	1, 2, 3
		Reserved		ns		
Supported CL Settings			6, 8, (7), 9, (10)		t_{CK}	
Supported CWL Settings			5, 6, 7		t_{CK}	

DDR3-1600 Speed Bins

For specific Notes See “Speed Bin Table Notes” on page 36.

Speed Bin			DDR3-1600K		Unit	Note
CL - nRCD - nRP			11-11-11			
Parameter	Symbol	min	max			
Internal read command to first data	t_{AA}	13.75 (13.125) ⁸	20		ns	
ACT to internal read or write delay time	t_{RCD}	13.75 (13.125) ⁸	—		ns	
PRE command period	t_{RP}	13.75 (13.125) ⁸	—		ns	
ACT to ACT or REF command period	t_{RC}	48.75 (48.125) ⁸	—		ns	
ACT to PRE command period	t_{RAS}	35	9 * tREFI		ns	
CL = 5	CWL = 5	$t_{CK(AVG)}$	Reserved		ns	1, 2, 3, 4, 7
	CWL = 6, 7	$t_{CK(AVG)}$	Reserved		ns	4
CL = 6	CWL = 5	$t_{CK(AVG)}$	2.5	3.3	ns	1, 2, 3, 7
	CWL = 6	$t_{CK(AVG)}$	Reserved		ns	1, 2, 3, 4, 7
	CWL = 7	$t_{CK(AVG)}$	Reserved		ns	4
CL = 7	CWL = 5	$t_{CK(AVG)}$	Reserved		ns	4
	CWL = 6	$t_{CK(AVG)}$	1.875	< 2.5	ns	1, 2, 3, 4, 7
	CWL = 7	$t_{CK(AVG)}$	Reserved		ns	1, 2, 3, 4, 7
	CWL = 8	$t_{CK(AVG)}$	Reserved		ns	4
CL = 8	CWL = 5	$t_{CK(AVG)}$	Reserved		ns	4
	CWL = 6	$t_{CK(AVG)}$	1.875	< 2.5	ns	1, 2, 3, 7
	CWL = 7	$t_{CK(AVG)}$	Reserved		ns	1, 2, 3, 4, 7
	CWL = 8	$t_{CK(AVG)}$	Reserved		ns	1, 2, 3, 4
CL = 9	CWL = 5, 6	$t_{CK(AVG)}$	Reserved		ns	4
	CWL = 7	$t_{CK(AVG)}$	1.5	<1.875	ns	1, 2, 3, 4, 7
	CWL = 8	$t_{CK(AVG)}$	Reserved		ns	1, 2, 3, 4
CL = 10	CWL = 5, 6	$t_{CK(AVG)}$	Reserved		ns	4
	CWL = 7	$t_{CK(AVG)}$	1.5	<1.875	ns	1, 2, 3, 7
	CWL = 8	$t_{CK(AVG)}$	Reserved		ns	1,2,3,4
CL = 11	CWL = 5, 6, 7	$t_{CK(AVG)}$	Reserved		ns	4
	CWL = 8	$t_{CK(AVG)}$	1.25	<1.5	ns	1, 2, 3
Supported CL Settings			6, (7), 8, (9), 10, 11		t_{CK}	
Supported CWL Settings			5, 6, 7, 8		t_{CK}	

Speed Bin Table Notes

Absolute Specification (T_{OPER} ; $V_{\text{DDQ}} = V_{\text{DD}} = 1.5\text{V} \pm 0.075\text{V}$);

Notes:

1. The CL setting and CWL setting result in $t_{\text{CK}}(\text{AVG})_{\text{MIN}}$ and $t_{\text{CK}}(\text{AVG})_{\text{MAX}}$ requirements. When making a selection of $t_{\text{CK}}(\text{AVG})$, both need to be fulfilled: Requirements from CL setting as well as requirements from CWL setting.
2. $t_{\text{CK}}(\text{AVG})_{\text{MIN}}$ limits: Since CAS Latency is not purely analog - data and strobe output are synchronized by the DLL - all possible intermediate frequencies may not be guaranteed. An application should use the next smaller JEDEC standard $t_{\text{CK}}(\text{AVG})$ value (2.5, 1.875, 1.5, or 1.25 ns) when calculating $\text{CL} [\text{nCK}] = t_{\text{AA}} [\text{ns}] / t_{\text{CK}}(\text{AVG}) [\text{ns}]$, rounding up to the next 'Supported CL'.
3. $t_{\text{CK}}(\text{AVG})_{\text{MAX}}$ limits: Calculate $t_{\text{CK}}(\text{AVG}) = t_{\text{AA}}_{\text{MAX}} / \text{CL}_{\text{SELECTED}}$ and round the resulting $t_{\text{CK}}(\text{AVG})$ down to the next valid speed bin (i.e. 3.3ns or 2.5ns or 1.875 ns or 1.25 ns). This result is $t_{\text{CK}}(\text{AVG})_{\text{MAX}}$ corresponding to $\text{CL}_{\text{SELECTED}}$.
4. 'Reserved' settings are not allowed. User must program a different value.
5. Any DDR3-1066 speed bin also supports functional operation at lower frequencies as shown in the table which are not subject to Production Tests but verified by Design/Characterization.
6. Any DDR3-1333 speed bin also supports functional operation at lower frequencies as shown in the table which are not subject to Production Tests but verified by Design/Characterization.
7. Any DDR3-1600 speed bin also supports functional operation at lower frequencies as shown in the table which are not subject to Production Tests but verified by Design/Characterization.
8. Hynix DDR3 SDRAM devices support down binning to CL=7 and CL=9, and $t_{\text{AA}}/t_{\text{RCD}}/t_{\text{RP}}$ satisfy minimum value of 13.125ns. SPD settings are also programmed to match. For example, DDR3 1333H devices supporting down binning to DDR3-1066F should program 13.125 ns in SPD bytes for t_{AAmin} (Byte 16), t_{RCDmin} (Byte 18), and t_{RPmin} (Byte 20). DDR3-1600K devices supporting down binning to DDR3-1333H or DDR3 1600F should program 13.125 ns in SPD bytes for t_{AAmin} (Byte 16), t_{RCDmin} (Byte 18), and t_{RPmin} (Byte 20). Once t_{RP} (Byte 20) is programmed to 13.125ns, t_{RCmin} (Byte 21,23) also should be programmed accordingly. For example, 49.125ns ($t_{\text{RASmin}} + t_{\text{RPmin}} = 36\text{ ns} + 13.125\text{ ns}$) for DDR3-1333H and 48.125ns ($t_{\text{RASmin}} + t_{\text{RPmin}} = 35\text{ ns} + 13.125\text{ ns}$) for DDR3-1600K.

Environmental Parameters

Symbol	Parameter	Rating	Units	Notes
T _{OPR}	Operating temperature (ambient)	0 to +55	°C	3
H _{OPR}	Operating humidity (relative)	10 to 90	%	
T _{STG}	Storage temperature	-50 to +100	°C	1
H _{STG}	Storage humidity (without condensation)	5 to 95	%	1
P _{BAR}	Barometric Pressure (operating & storage)	105 to 69	K Pascal	1, 2

Note:

1. Stresses greater than those listed may cause permanent damage to the device. This is a stress rating only, and device functional operation at or above the conditions indicated is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. Up to 9850 ft.
3. The component maximum case Temperature (T_{CASE}) shall not exceed the value specified in the DDR3 DRAM component specification.

Pin Capacitance (VDD=1.5V, VDDQ=1.5V)

1GB: HMT112U67TFR8C

Pin	Symbol	Min	Max	Unit
CK0, $\overline{\text{CK0}}$	C _{CK}	TBD	TBD	pF
CKE, ODT, $\overline{\text{CS}}$	C _{CTRL}	TBD	TBD	pF
Address, $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$	C _I	TBD	TBD	pF
DQ, DM, DQS, $\overline{\text{DQS}}$	C _{IO}	TBD	TBD	pF

1GB: HMT112U7TFR8C

Pin	Symbol	Min	Max	Unit
CK0, $\overline{\text{CK0}}$	C _{CK}	TBD	TBD	pF
CKE, ODT, $\overline{\text{CS}}$	C _{CTRL}	TBD	TBD	pF
Address, $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$	C _I	TBD	TBD	pF
DQ, DM, DQS, $\overline{\text{DQS}}$	C _{IO}	TBD	TBD	pF

2GB: HMT125U6TFR8C

Pin	Symbol	Min	Max	Unit
CK0, $\overline{\text{CK0}}$	C _{CK}	TBD	TBD	pF
CKE, ODT, $\overline{\text{CS}}$	C _{CTRL}	TBD	TBD	pF
Address, $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$	C _I	TBD	TBD	pF
DQ, DM, DQS, $\overline{\text{DQS}}$	C _{IO}	TBD	TBD	pF

2GB: HMT125U7TFR8C

Pin	Symbol	Min	Max	Unit
CK0, $\overline{\text{CK0}}$	C _{CK}	TBD	TBD	pF
CKE, ODT, $\overline{\text{CS}}$	C _{CTRL}	TBD	TBD	pF
Address, $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$	C _I	TBD	TBD	pF
DQ, DM, DQS, $\overline{\text{DQS}}$	C _{IO}	TBD	TBD	pF

Note:

1. Pins not under test are tied to GND.
2. These value are guaranteed by design and tested on a sample basis only.

IDD and IDDQ Specification Parameters and Test Conditions

IDD and IDDQ Measurement Conditions


In this chapter, IDD and IDDQ measurement conditions such as test load and patterns are defined. Figure below (Measurement Setup and Test Load for IDD and IDDQ (optional) Measurements) shows the setup and test load for IDD and IDDQ measurements.

- IDD currents (such as IDD0, IDD1, IDD2N, IDD2NT, IDD2P0, IDD2P1, IDD2Q, IDD3N, IDD3P, IDD4R, IDD4W, IDD5B, IDD6, IDD6ET, IDD6TC and IDD7) are measured as time-averaged currents with all VDD balls of the DDR3 SDRAM under test tied together. Any IDDQ current is not included in IDD currents.
- IDDQ currents (such as IDDQ2NT and IDDQ4R) are measured as time-averaged currents with all VDDQ balls of the DDR3 SDRAM under test tied together. Any IDD current is not included in IDDQ currents.


Attention: IDDQ values cannot be directly used to calculate IO power of the DDR3 SDRAM. They can be used to support correlation of simulated IO power to actual IO power as outlined in the Figure below (Correlation from simulated Channel IO Power to actual Channel IO Power supported by IDDQ Measurement). In DRAM module application, IDDQ cannot be measured separately since VDD and VDDQ are using on merged-power layer in Module PCB.

For IDD and IDDQ measurements, the following definitions apply:

- "0" and "LOW" is defined as $V_{IN} \leq V_{ILAC(max)}$.
- "1" and "HIGH" is defined as $V_{IN} \geq V_{IHAC(max)}$.
- "MID_LEVEL" is defined as inputs are $V_{REF} = V_{DD}/2$.
- Timing used for IDD and IDDQ Measurement-Loop Patterns are provided in Table 1.
- Basic IDD and IDDQ Measurement Conditions are described in Table 2.
- Detailed IDD and IDDQ Measurement-Loop Patterns are described in Table 3 through Table 10.
- IDD Measurements are done after properly initializing the DDR3 SDRAM. This includes but is not limited to setting
 $R_{ON} = R_{ZQ}/7$ (34 Ohm in MR1);
 $Q_{off} = 0_B$ (Output Buffer enabled in MR1);
 $R_{TT_Nom} = R_{ZQ}/6$ (40 Ohm in MR1);
 $R_{TT_Wr} = R_{ZQ}/2$ (120 Ohm in MR2);
 TDQS Feature disabled in MR1
- Attention: The IDD and IDDQ Measurement-Loop Patterns need to be executed at least one time before actual IDD or IDDQ measurement is started.
- Define $\overline{D} = \{\overline{CS}, \overline{RAS}, \overline{CAS}, \overline{WE}\} := \{HIGH, LOW, LOW, LOW\}$
 Define $\overline{D} = \{\overline{CS}, \overline{RAS}, \overline{CAS}, \overline{WE}\} := \{HIGH, HIGH, HIGH, HIGH\}$



Measurement Setup and Test Load for I_{DD} and I_{DDQ} (optional) Measurements
 [Note: DIMM level Output test load condition may be different from above]



Correlation from simulated Channel IO Power to actual Channel IO Power supported by I_{DDQ} Measurement

Table 1 -Timings used for IDD and IDDQ Measurement-Loop Patterns

Symbol		DDR3-1066	DDR3-1333	DDR3-1600	Unit
		7-7-7	9-9-9	11-11-11	
t_{CK}		1.875	1.5	1.25	ns
CL		7	9	11	nCK
η_{RCD}		7	9	11	nCK
η_{RC}		27	33	39	nCK
η_{RAS}		20	24	28	nCK
η_{RP}		7	9	11	nCK
η_{FAW}	1KB page size	20	20	24	nCK
	2KB page size	27	30	32	nCK
η_{RRD}	1KB page size	4	4	5	nCK
	2KB page size	6	5	6	nCK
η_{RFC} -512Mb		48	60	72	nCK
η_{RFC} -1 Gb		59	74	88	nCK
η_{RFC} - 2 Gb		86	107	128	nCK
η_{RFC} - 4 Gb		160	200	240	nCK
η_{RFC} - 8 Gb		187	234	280	nCK

Table 2 -Basic IDD and IDDQ Measurement Conditions

Symbol	Description
I_{DD0}	Operating One Bank Active-Precharge Current CKE: High; External clock: On; tCK, nRC, nRAS, CL: see Table 1; BL: 8^a); AL: 0; $\overline{CS}$: High between ACT and PRE; Command, Address, Bank Address Inputs: partially toggling according to Table 3; Data IO: MID-LEVEL; DM: stable at 0; Bank Activity: Cycling with one bank active at a time: 0,0,1,1,2,2,... (see Table 3); Output Buffer and RTT: Enabled in Mode Registers^b); ODT Signal: stable at 0; Pattern Details: see Table 3.
I_{DD1}	Operating One Bank Active-Precharge Current CKE: High; External clock: On; tCK, nRC, nRAS, nRCD, CL: see Table 1; BL: 8^a); AL: 0; $\overline{CS}$: High between ACT, RD and PRE; Command, Address; Bank Address Inputs, Data IO: partially toggling according to Table 4; DM: stable at 0; Bank Activity: Cycling with on bank active at a time: 0,0,1,1,2,2,... (see Table 4); Output Buffer and RTT: Enabled in Mode Registers^b); ODT Signal: stable at 0; Pattern Details: see Table 4.

Symbol	Description
I_{DD2N}	Precharge Standby Current CKE: High; External clock: On; tCK, CL: see Table 1; BL: 8^{a)}; AL: 0; $\overline{CS}$: stable at 1; Command, Address, Bank Address Inputs: partially toggling according to Table 5; Data IO: MID_LEVEL; DM: stable at 0; Bank Activity: all banks closed; Output Buffer and RTT: Enabled in Mode Registers^{b)}; ODT Signal: stable at 0; Pattern Details: see Table 5.
I_{DD2NT}	Precharge Standby ODT Current CKE: High; External clock: On; tCK, CL: see Table 1; BL: 8^{a)}; AL: 0; $\overline{CS}$: stable at 1; Command, Address, Bank Address Inputs: partially toggling according to Table 6; Data IO: MID_LEVEL; DM: stable at 0; Bank Activity: all banks closed; Output Buffer and RTT: Enabled in Mode Registers^{b)}; ODT Signal: toggling according to Table 6; Pattern Details: see Table 6.
I_{DDQ2NT} (optional)	Precharge Standby ODT IDDQ Current Same definition like for IDD2NT, however measuring IDDQ current instead of IDD current
I_{DD2P0}	Precharge Power-Down Current Slow Exit CKE: Low; External clock: On; tCK, CL: see Table 1; BL: 8^{a)}; AL: 0; $\overline{CS}$: stable at 1; Command, Address, Bank Address Inputs: stable at 0; Data IO: MID_LEVEL; DM: stable at 0; Bank Activity: all banks closed; Output Buffer and RTT: Enabled in Mode Registers^{b)}; ODT Signal: stable at 0; Precharge Power Down Mode: Slow Exit^{c)}
I_{DD2P1}	Precharge Power-Down Current Fast Exit CKE: Low; External clock: On; tCK, CL: see Table 1; BL: 8^{a)}; AL: 0; $\overline{CS}$: stable at 1; Command, Address, Bank Address Inputs: stable at 0; Data IO: MID_LEVEL; DM: stable at 0; Bank Activity: all banks closed; Output Buffer and RTT: Enabled in Mode Registers^{b)}; ODT Signal: stable at 0; Precharge Power Down Mode: Fast Exit^{c)}
I_{DD2Q}	Precharge Quiet Standby Current CKE: High; External clock: On; tCK, CL: see Table 1; BL: 8^{a)}; AL: 0; $\overline{CS}$: stable at 1; Command, Address, Bank Address Inputs: stable at 0; Data IO: MID_LEVEL; DM: stable at 0; Bank Activity: all banks closed; Output Buffer and RTT: Enabled in Mode Registers^{b)}; ODT Signal: stable at 0
I_{DD3N}	Active Standby Current CKE: High; External clock: On; tCK, CL: see Table 1; BL: 8^{a)}; AL: 0; $\overline{CS}$: stable at 1; Command, Address, Bank Address Inputs: partially toggling according to Table 5; Data IO: MID_LEVEL; DM: stable at 0; Bank Activity: all banks open; Output Buffer and RTT: Enabled in Mode Registers^{b)}; ODT Signal: stable at 0; Pattern Details: see Table 5.

Symbol	Description
I_{DD3P}	Active Power-Down Current CKE: Low; External clock: On; tCK, CL: see Table 1; BL: 8 ^{a)} ; AL: 0; $\overline{CS}$: stable at 1; Command, Address, Bank Address Inputs: stable at 0; Data IO: MID_LEVEL; DM: stable at 0; Bank Activity: all banks open; Output Buffer and RTT: Enabled in Mode Registers ^{b)} ; ODT Signal: stable at 0
I_{DDQ4R} (optional)	Operating Burst Read IDDQ Current Same definition like for IDD4R, however measuring IDDQ current instead of IDD current
I_{DD4R}	Operating Burst Read Current CKE: High; External clock: On; tCK, CL: see Table 1; BL: 8 ^{a)} ; AL: 0; $\overline{CS}$: High between RD; Command, Address, Bank Address Inputs: partially toggling according to Table 7; Data IO: seamless read data burst with different data between one burst and the next one according to Table 7; DM: stable at 0; Bank Activity: all banks open, RD commands cycling through banks: 0,0,1,1,2,2,...(see Table 7); Output Buffer and RTT: Enabled in Mode Registers ^{b)} ; ODT Signal: stable at 0; Pattern Details: see Table 7.
I_{DD4W}	Operating Burst Write Current CKE: High; External clock: On; tCK, CL: see Table 1; BL: 8 ^{a)} ; AL: 0; $\overline{CS}$: High between WR; Command, Address, Bank Address Inputs: partially toggling according to Table 8; Data IO: seamless read data burst with different data between one burst and the next one according to Table 8; DM: stable at 0; Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2,...(see Table 8); Output Buffer and RTT: Enabled in Mode Registers ^{b)} ; ODT Signal: stable at HIGH; Pattern Details: see Table 8.
I_{DD5B}	Burst Refresh Current CKE: High; External clock: On; tCK, CL, nRFC: see Table 1; BL: 8 ^{a)} ; AL: 0; $\overline{CS}$: High between REF; Command, Address, Bank Address Inputs: partially toggling according to Table 9; Data IO: MID_LEVEL; DM: stable at 0; Bank Activity: REF command every nREF (see Table 9); Output Buffer and RTT: Enabled in Mode Registers ^{b)} ; ODT Signal: stable at 0; Pattern Details: see Table 9.
I_{DD6}	Self-Refresh Current: Normal Temperature Range T_{CASE} : 0 - 85 °C; Auto Self-Refresh (ASR): Disabled ^{d)} ; Self-Refresh Temperature Range (SRT): Normal ^{e)} ; CKE: Low; External clock: Off; CK and $\overline{CK}$: LOW; CL: see Table 1; BL: 8 ^{a)} ; AL: 0; $\overline{CS}$, Command, Address, Bank Address Inputs, Data IO: MID_LEVEL; DM: stable at 0; Bank Activity: Self-Refresh operation; Output Buffer and RTT: Enabled in Mode Registers ^{b)} ; ODT Signal: MID_LEVEL

Symbol	Description
I_{DD6ET}	Self-Refresh Current: Extended Temperature Range T_{CASE} : 0 - 95 °C; Auto Self-Refresh (ASR): Disabled ^{d)} ; Self-Refresh Temperature Range (SRT): Extended ^{e)} ; CKE: Low; External clock: Off; CK and $\overline{CK}$: LOW; CL: see Table 1; BL: 8 ^{a)} ; AL: 0; $\overline{CS}$, Command, Address, Bank Address Inputs, Data IO: MID_LEVEL; DM: stable at 0; Bank Activity: Extended Temperature Self-Refresh operation; Output Buffer and RTT: Enabled in Mode Registers ^{b)} ; ODT Signal: MID_LEVEL
I_{DD6TC}	Auto Self-Refresh Current T_{CASE} : 0 - 95 °C; Auto Self-Refresh (ASR): Enabled ^{d)} ; Self-Refresh Temperature Range (SRT): Normal ^{e)} ; CKE: Low; External clock: Off; CK and $\overline{CK}$: LOW; CL: see Table 1; BL: 8 ^{a)} ; AL: 0; $\overline{CS}$, Command, Address, Bank Address Inputs, Data IO: MID_LEVEL; DM: stable at 0; Bank Activity: Auto Self-Refresh operation; Output Buffer and RTT: Enabled in Mode Registers ^{b)} ; ODT Signal: MID_LEVEL
I_{DD7}	Operating Bank Interleave Read Current CKE: High; External clock: On; tCK, nRC, nRAS, nRCD, NRRD, nFAW, CL: see Table 1; BL: 8 ^{a),f)} ; AL: CL-1; $\overline{CS}$: High between ACT and RDA; Command, Address, Bank Address Inputs: partially toggling according to Table 10; Data IO: read data burst with different data between one burst and the next one according to Table 10; DM: stable at 0; Bank Activity: two times interleaved cycling through banks (0, 1,...7) with different addressing, see Table 10; Output Buffer and RTT: Enabled in Mode Registers ^{b)} ; ODT Signal: stable at 0; Pattern Details: see Table 10.

a) Burst Length: BL8 fixed by MRS: set MR0 A[1,0]=00B

b) Output Buffer Enable: set MR1 A[12] = 0B; set MR1 A[5,1] = 01B; RTT_Nom enable: set MR1 A[9,6,2] = 011B; RTT_Wr enable: set MR2 A[10,9] = 10B

c) Precharge Power Down Mode: set MR0 A12=0B for Slow Exit or MR0 A12 = 1B for Fast Exit

d) Auto Self-Refresh (ASR): set MR2 A6 = 0B to disable or 1B to enable feature

e) Self-Refresh Temperature Range (SRT): set MR2 A7 = 0B for normal or 1B for extended temperature range

f) Read Burst Type: Nibble Sequential, set MR0 A[3] = 0B

Table 3 - IDD0 Measurement-Loop Pattern^{a)}

CK, $\overline{\text{CK}}$	CKE	Sub-Loop	Cycle Number	Command	$\overline{\text{CS}}$	$\overline{\text{RAS}}$	$\overline{\text{CAS}}$	$\overline{\text{WE}}$	ODT	BA[2:0]	A[15:11]	A[10]	A[9:7]	A[6:3]	A[2:0]	Data ^{b)}
toggling	Static High	0	0	ACT	0	0	1	1	0	0	00	0	0	0	0	-
			1,2	D, D	1	0	0	0	0	0	00	0	0	0	0	-
			3,4	$\overline{\text{D}}, \overline{\text{D}}$	1	1	1	1	0	0	00	0	0	0	0	-
			...	repeat pattern 1...4 until nRAS - 1, truncate if necessary												
			nRAS	PRE	0	0	1	0	0	0	00	0	0	0	0	-
			...	repeat pattern 1...4 until nRC - 1, truncate if necessary												
			1*nRC+0	ACT	0	0	1	1	0	0	00	0	0	F	0	-
			1*nRC+1, 2	D, D	1	0	0	0	0	0	00	0	0	F	0	-
			1*nRC+3, 4	$\overline{\text{D}}, \overline{\text{D}}$	1	1	1	1	0	0	00	0	0	F	0	-
			...	repeat pattern 1...4 until 1*nRC + nRAS - 1, truncate if necessary												
			1*nRC+nRAS	PRE	0	0	1	0	0	0	00	0	0	F	0	-
			...	repeat pattern 1...4 until 2*nRC - 1, truncate if necessary												
		1	2*nRC	repeat Sub-Loop 0, use BA[2:0] = 1 instead												
		2	4*nRC	repeat Sub-Loop 0, use BA[2:0] = 2 instead												
		3	6*nRC	repeat Sub-Loop 0, use BA[2:0] = 3 instead												
		4	8*nRC	repeat Sub-Loop 0, use BA[2:0] = 4 instead												
		5	10*nRC	repeat Sub-Loop 0, use BA[2:0] = 5 instead												
		6	12*nRC	repeat Sub-Loop 0, use BA[2:0] = 6 instead												
		7	14*nRC	repeat Sub-Loop 0, use BA[2:0] = 7 instead												

a) DM must be driven LOW all the time. DQS, $\overline{\text{DQS}}$ are MID-LEVEL.

b) DQ signals are MID-LEVEL.

Table 4 - IDD1 Measurement-Loop Pattern^{a)}

CK, CK	CKE	Sub-Loop	Cycle Number	Command	CS	RAS	CAS	WE	ODT	BA[2:0]	A[15:11]	A[10]	A[9:7]	A[6:3]	A[2:0]	Data ^{b)}
toggling	Static High	0	0	ACT	0	0	1	1	0	0	00	0	0	0	0	-
			1,2	D, D	1	0	0	0	0	0	00	0	0	0	0	-
			3,4	$\overline{D}$, $\overline{D}$	1	1	1	1	0	0	00	0	0	0	0	-
			...	repeat pattern 1...4 until nRCD - 1, truncate if necessary												
			nRCD	RD	0	1	0	1	0	0	00	0	0	0	0	00000000
			...	repeat pattern 1...4 until nRAS - 1, truncate if necessary												
			nRAS	PRE	0	0	1	0	0	0	00	0	0	0	0	-
			...	repeat pattern 1...4 until nRC - 1, truncate if necessary												
			1*nRC+0	ACT	0	0	1	1	0	0	00	0	0	F	0	-
			1*nRC+1,2	D, D	1	0	0	0	0	0	00	0	0	F	0	-
			1*nRC+3,4	$\overline{D}$, $\overline{D}$	1	1	1	1	0	0	00	0	0	F	0	-
			...	repeat pattern nRC + 1,...4 until nRC + nRCE - 1, truncate if necessary												
			1*nRC+nRCD	RD	0	1	0	1	0	0	00	0	0	F	0	00110011
			...	repeat pattern nRC + 1,...4 until nRC + nRAS - 1, truncate if necessary												
			1*nRC+nRAS	PRE	0	0	1	0	0	0	00	0	0	F	0	-
			...	repeat pattern nRC + 1,...4 until *2 nRC - 1, truncate if necessary												
			1	2*nRC	repeat Sub-Loop 0, use BA[2:0] = 1 instead											
			2	4*nRC	repeat Sub-Loop 0, use BA[2:0] = 2 instead											
			3	6*nRC	repeat Sub-Loop 0, use BA[2:0] = 3 instead											
			4	8*nRC	repeat Sub-Loop 0, use BA[2:0] = 4 instead											
			5	10*nRC	repeat Sub-Loop 0, use BA[2:0] = 5 instead											
			6	12*nRC	repeat Sub-Loop 0, use BA[2:0] = 6 instead											
			7	14*nRC	repeat Sub-Loop 0, use BA[2:0] = 7 instead											

a) DM must be driven LOW all the time. DQS, $\overline{DQS}$ are used according to RD Commands, otherwise MID-LEVEL.

b) Burst Sequence driven on each DQ signal by Read Command. Outside burst operation, DQ signals are MID-LEVEL.

Table 5 - IDD2N and IDD3N Measurement-Loop Pattern^{a)}

CK, CK	CKE	Sub-Loop	Cycle Number	Command	CS	RAS	CAS	WE	ODT	BA[2:0]	A[15:11]	A[10]	A[9:7]	A[6:3]	A[2:0]	Data ^{b)}
toggling	Static High	0	0	D	1	0	0	0	0	0	0	0	0	0	0	-
			1	D	1	0	0	0	0	0	0	0	0	0	0	-
			2	D	1	1	1	1	0	0	0	0	0	F	0	-
			3	D	1	1	1	1	0	0	0	0	0	F	0	-
		1	4-7	repeat Sub-Loop 0, use BA[2:0] = 1 instead												
		2	8-11	repeat Sub-Loop 0, use BA[2:0] = 2 instead												
		3	12-15	repeat Sub-Loop 0, use BA[2:0] = 3 instead												
		4	16-19	repeat Sub-Loop 0, use BA[2:0] = 4 instead												
		5	20-23	repeat Sub-Loop 0, use BA[2:0] = 5 instead												
		6	24-17	repeat Sub-Loop 0, use BA[2:0] = 6 instead												
		7	28-31	repeat Sub-Loop 0, use BA[2:0] = 7 instead												

a) DM must be driven LOW all the time. DQS, $\overline{\text{DQS}}$ are MID-LEVEL.

b) DQ signals are MID-LEVEL.

Table 6 - IDD2NT and IDDQ2NT Measurement-Loop Pattern^{a)}

CK, CK	CKE	Sub-Loop	Cycle Number	Command	CS	RAS	CAS	WE	ODT	BA[2:0]	A[15:11]	A[10]	A[9:7]	A[6:3]	A[2:0]	Data ^{b)}
toggling	Static High	0	0	D	1	0	0	0	0	0	0	0	0	0	0	-
			1	D	1	0	0	0	0	0	0	0	0	0	0	-
			2	D	1	1	1	1	0	0	0	0	0	F	0	-
			3	D	1	1	1	1	0	0	0	0	0	F	0	-
		1	4-7	repeat Sub-Loop 0, but ODT = 0 and BA[2:0] = 1												
		2	8-11	repeat Sub-Loop 0, but ODT = 1 and BA[2:0] = 2												
		3	12-15	repeat Sub-Loop 0, but ODT = 1 and BA[2:0] = 3												
		4	16-19	repeat Sub-Loop 0, but ODT = 0 and BA[2:0] = 4												
		5	20-23	repeat Sub-Loop 0, but ODT = 0 and BA[2:0] = 5												
		6	24-17	repeat Sub-Loop 0, but ODT = 1 and BA[2:0] = 6												
		7	28-31	repeat Sub-Loop 0, but ODT = 1 and BA[2:0] = 7												

a) DM must be driven LOW all the time. DQS, $\overline{\text{DQS}}$ are MID-LEVEL.

b) DQ signals are MID-LEVEL.

Table 7 - IDD4R and IDDQ24R Measurement-Loop Pattern^{a)}

CK, CK	CKE	Sub-Loop	Cycle Number	Command	CS	RAS	CAS	WE	ODT	BA[2:0]	A[15:11]	A[10]	A[9:7]	A[6:3]	A[2:0]	Data ^{b)}
toggling	Static High	0	0	RD	0	1	0	1	0	0	00	0	0	0	0	00000000
			1	D	1	0	0	0	0	0	00	0	0	0	0	-
			2,3	D,D	1	1	1	1	0	0	00	0	0	0	0	-
			4	RD	0	1	0	1	0	0	00	0	0	F	0	00110011
		5	5	D	1	0	0	0	0	0	00	0	0	F	0	-
			6,7	D,D	1	1	1	1	0	0	00	0	0	F	0	-
		1	8-15	repeat Sub-Loop 0, but BA[2:0] = 1												
		2	16-23	repeat Sub-Loop 0, but BA[2:0] = 2												
		3	24-31	repeat Sub-Loop 0, but BA[2:0] = 3												
		4	32-39	repeat Sub-Loop 0, but BA[2:0] = 4												
		5	40-47	repeat Sub-Loop 0, but BA[2:0] = 5												
		6	48-55	repeat Sub-Loop 0, but BA[2:0] = 6												
		7	56-63	repeat Sub-Loop 0, but BA[2:0] = 7												

a) DM must be driven LOW all the time. DQS, $\overline{DQS}$ are used according to RD Commands, otherwise MID-LEVEL.

b) Burst Sequence driven on each DQ signal by Read Command. Outside burst operation, DQ signals are MID-LEVEL.

Table 8 - IDD4W Measurement-Loop Pattern^{a)}

CK, CK	CKE	Sub-Loop	Cycle Number	Command	CS	RAS	CAS	WE	ODT	BA[2:0]	A[15:11]	A[10]	A[9:7]	A[6:3]	A[2:0]	Data ^{b)}
toggling	Static High	0	0	WR	0	1	0	0	1	0	00	0	0	0	0	00000000
			1	D	1	0	0	0	1	0	00	0	0	0	0	-
			2,3	D,D	1	1	1	1	1	0	00	0	0	0	0	-
			4	WR	0	1	0	0	1	0	00	0	0	F	0	00110011
		5	5	D	1	0	0	0	1	0	00	0	0	F	0	-
			6,7	D,D	1	1	1	1	1	0	00	0	0	F	0	-
		1	8-15	repeat Sub-Loop 0, but BA[2:0] = 1												
		2	16-23	repeat Sub-Loop 0, but BA[2:0] = 2												
		3	24-31	repeat Sub-Loop 0, but BA[2:0] = 3												
		4	32-39	repeat Sub-Loop 0, but BA[2:0] = 4												
		5	40-47	repeat Sub-Loop 0, but BA[2:0] = 5												
		6	48-55	repeat Sub-Loop 0, but BA[2:0] = 6												
		7	56-63	repeat Sub-Loop 0, but BA[2:0] = 7												

a) DM must be driven LOW all the time. DQS, $\overline{DQS}$ are used according to WR Commands, otherwise MID-LEVEL.

b) Burst Sequence driven on each DQ signal by Write Command. Outside burst operation, DQ signals are MID-LEVEL.

Table 9 - IDD5B Measurement-Loop Pattern^{a)}

$\overline{\text{CK}}, \text{CK}$	CKE	Sub-Loop	Cycle Number	Command	$\overline{\text{CS}}$	$\overline{\text{RAS}}$	$\overline{\text{CAS}}$	$\overline{\text{WE}}$	ODT	BA[2:0]	A[15:11]	A[10]	A[9:7]	A[6:3]	A[2:0]	Data ^{b)}
toggling	Static High	0	0	REF	0	0	0	1	0	0	0	0	0	0	0	-
		1	1,2	D, D	1	0	0	0	0	0	00	0	0	0	0	-
			3,4	$\overline{\text{D}}, \overline{\text{D}}$	1	1	1	1	0	0	00	0	0	F	0	-
			5...8	repeat cycles 1...4, but BA[2:0] = 1												
			9...12	repeat cycles 1...4, but BA[2:0] = 2												
			13...16	repeat cycles 1...4, but BA[2:0] = 3												
			17...20	repeat cycles 1...4, but BA[2:0] = 4												
			21...24	repeat cycles 1...4, but BA[2:0] = 5												
			25...28	repeat cycles 1...4, but BA[2:0] = 6												
			29...32	repeat cycles 1...4, but BA[2:0] = 7												
		2	33...nRFC-1	repeat Sub-Loop 1, until nRFC - 1. Truncate, if necessary.												

a) DM must be driven LOW all the time. DQS, $\overline{\text{DQS}}$ are MID-LEVEL.

b) DQ signals are MID-LEVEL.

Table 10 - IDD7 Measurement-Loop Pattern^{a)}
ATTENTION! Sub-Loops 10-19 have inverse A[6:3] Pattern and Data Pattern than Sub-Loops 0-9

CK, CK	CKE	Sub-Loop	Cycle Number	Command	CS	RAS	CAS	WE	ODT	BA[2:0]	A[15:11]	A[10]	A[9:7]	A[6:3]	A[2:0]	Data ^{b)}
toggling	Static High	0	0	ACT	0	0	1	1	0	0	00	0	0	0	0	-
			1	RDA	0	1	0	1	0	0	00	1	0	0	0	00000000
			2	D	1	0	0	0	0	0	00	0	0	0	0	-
			...	repeat above D Command until nRRD - 1												
		1	nRRD	ACT	0	0	1	1	0	1	00	0	0	F	0	-
			nRRD+1	RDA	0	1	0	1	0	1	00	1	0	F	0	00110011
			nRRD+2	D	1	0	0	0	0	1	00	0	0	F	0	-
			...	repeat above D Command until 2* nRRD - 1												
		2	2*nRRD	repeat Sub-Loop 0, but BA[2:0] = 2												
		3	3*nRRD	repeat Sub-Loop 1, but BA[2:0] = 3												
		4	4*nRRD	D	1	0	0	0	0	3	00	0	0	F	0	-
				Assert and repeat above D Command until nFAW - 1, if necessary												
		5	nFAW	repeat Sub-Loop 0, but BA[2:0] = 4												
		6	nFAW+nRRD	repeat Sub-Loop 1, but BA[2:0] = 5												
		7	nFAW+2*nRRD	repeat Sub-Loop 0, but BA[2:0] = 6												
		8	nFAW+3*nRRD	repeat Sub-Loop 1, but BA[2:0] = 7												
		9	nFAW+4*nRRD	D	1	0	0	0	0	7	00	0	0	F	0	-
				Assert and repeat above D Command until 2* nFAW - 1, if necessary												
		10	2*nFAW+0	ACT	0	0	1	1	0	0	00	0	0	F	0	-
			2*nFAW+1	RDA	0	1	0	1	0	0	00	1	0	F	0	00110011
			2&nFAW+2	D	1	0	0	0	0	0	00	0	0	F	0	-
				Repeat above D Command until 2* nFAW + nRRD - 1												
		11	2*nFAW+nRRD	ACT	0	0	1	1	0	1	00	0	0	0	0	-
			2*nFAW+nRRD+1	RDA	0	1	0	1	0	1	00	1	0	0	0	00000000
			2&nFAW+nRRD+2	D	1	0	0	0	0	1	00	0	0	0	0	-
				Repeat above D Command until 2* nFAW + 2* nRRD - 1												
		12	2*nFAW+2*nRRD	repeat Sub-Loop 10, but BA[2:0] = 2												
		13	2*nFAW+3*nRRD	repeat Sub-Loop 11, but BA[2:0] = 3												
		14	2*nFAW+4*nRRD	D	1	0	0	0	0	3	00	0	0	0	0	-
				Assert and repeat above D Command until 3* nFAW - 1, if necessary												
		15	3*nFAW	repeat Sub-Loop 10, but BA[2:0] = 4												
		16	3*nFAW+nRRD	repeat Sub-Loop 11, but BA[2:0] = 5												
		17	3*nFAW+2*nRRD	repeat Sub-Loop 10, but BA[2:0] = 6												
		18	3*nFAW+3*nRRD	repeat Sub-Loop 11, but BA[2:0] = 7												
		19	3*nFAW+4*nRRD	D	1	0	0	0	0	7	00	0	0	0	0	-
				Assert and repeat above D Command until 4* nFAW - 1, if necessary												

a) DM must be driven LOW all the time. DQS, $\overline{DQS}$ are used according to RD Commands, otherwise MID-LEVEL.

b) Burst Sequence driven on each DQ signal by Read Command. Outside burst operation, DQ signals are MID-LEVEL.

IDD Specifications (Tcase: 0 to 95°C)

* Module IDD values in the datasheet are only a calculation based on the component IDD spec.
The actual measurements may vary according to DQ loading cap.

1GB, 128M x 64 U-DIMM: HMT112U6TFR8C

Symbol	DDR3 1066	DDR3 1333	Unit	note
IDD0	360	400	mA	
IDD1	480	520	mA	
IDD2N	240	280	mA	
IDD2NT	280	320	mA	
IDD2P0	80	80	mA	
IDD2P1	200	280	mA	
IDD2Q	240	280	mA	
IDD3N	280	320	mA	
IDD3P	160	200	mA	
IDD4R	720	840	mA	
IDD4W	720	840	mA	
IDD5B	1080	1120	mA	
IDD6	80	80	mA	
IDD6ET	96	96	mA	
IDD6TC	96	96	mA	
IDD7	1040	1280	mA	

1GB, 128M x 72 U-DIMM: HMT112U7TFR8C

Symbol	DDR3 1066	DDR3 1333	Unit	note
IDD0	405	450	mA	
IDD1	540	585	mA	
IDD2N	270	315	mA	
IDD2NT	315	360	mA	
IDD2P0	90	90	mA	
IDD2P1	225	315	mA	
IDD2Q	270	315	mA	
IDD3N	315	360	mA	
IDD3P	180	225	mA	
IDD4R	810	945	mA	
IDD4W	810	945	mA	
IDD5B	1215	1260	mA	
IDD6	90	90	mA	
IDD6ET	108	108	mA	
IDD6TC	108	108	mA	
IDD7	1170	1440	mA	

2GB, 256M x 64 U-DIMM: HMT125U6TFR8C

Symbol	DDR3 1066	DDR3 1333	Unit	note
IDD0	600	680	mA	
IDD1	720	800	mA	
IDD2N	480	560	mA	
IDD2NT	560	640	mA	
IDD2P0	160	160	mA	
IDD2P1	400	560	mA	
IDD2Q	480	560	mA	
IDD3N	560	640	mA	
IDD3P	320	400	mA	
IDD4R	960	1120	mA	
IDD4W	960	1120	mA	
IDD5B	1320	1400	mA	
IDD6	160	160	mA	
IDDET	192	192	mA	
IDD6TC	192	192	mA	
IDD7	1280	1560	mA	


2GB, 256M x 72 U-DIMM: HMT125U7TFR8C

Symbol	DDR3 1066	DDR3 1333	Unit	note
IDD0	675	765	mA	
IDD1	810	900	mA	
IDD2N	540	630	mA	
IDD2NT	630	720	mA	
IDD2P0	180	180	mA	
IDD2P1	450	630	mA	
IDD2Q	540	630	mA	
IDD3N	630	720	mA	
IDD3P	360	450	mA	
IDD4R	1080	1260	mA	
IDD4W	1080	1260	mA	
IDD5B	1485	1575	mA	
IDD6	180	180	mA	
IDDET	216	216	mA	
IDD6TC	216	216	mA	
IDD7	1140	1755	mA	


Module Dimensions

128Mx64 - HMT112U6TFR8C


Front




Back




Side



Detail - A



Detail - B




Note:

1. ±0.13 tolerance on all dimensions unless otherwise stated.


Units: millimeters

128Mx72 - HMT112U7TFR8C


Front




Back




Side



Detail - A



Detail - B




Note:

1. ± 0.13 tolerance on all dimensions unless otherwise stated.


Units: millimeters

256Mx64 - HMT125U6TFR8C


Front




Back




Side



Detail - A



Detail - B




Note:

1. ±0.13 tolerance on all dimensions unless otherwise stated.

Units: millimeters

256Mx72 - HMT125U7TFR8C



Note:

1. ± 0.13 tolerance on all dimensions unless otherwise stated.

Units: millimeters