



+0 Amps, 60 Volts
N-CHANNEL MOSFET

HS70N06PA

1. Description


The HS70N06 is three-terminal silicon device with current conduction capability of about 70A, fast switching speed. Low on-state resistance, breakdown voltage rating of 60V, and max threshold voltages of 4 volt. It is mainly suitable electronic ballast, and low power switching

2. Features

- $R_{DS(ON)}=15\text{m}\Omega @ V_{GS}=10\text{V}$.
- Ultra low gate charge (typical 90nC)
- Low reverse transfer capacitance
- Fast switching capability
- 100% avalanche energy specified
- Improved dv/dt capability

3. Pin configuration

TO-220



Pin	Function
1	Gate
2	Drain
3	Source



+0 Amps, 60 Volts
N-CHANNEL MOSFET

HS70N06PA

4. Absolute maximum ratings

Parameter	Symbol	Value	Unit
Drain to source voltage	V_{DSS}	60	V
Gate to source voltage	V_{GSS}	± 20	V
Continuous drain current	I_D	70	A
	I_D	56	A
Drain current pulsed (note1)	I_{DM}	280	A
Single pulsed avalanche energy (note2)	E_{AS}	600	mJ
Repetitive avalanche energy (note1)	E_{AR}	20	mJ
Peak diode recovery dv/dt (note3)	dv/dt	10	V/ns
Total power dissipation($T_J=25^\circ\text{C}$)	P_D	200	W
Derating factor above 25 °C	P_D	0.9	W/ °C
Operating junction temperature	T_J	-55 ~ +150	°C
Storage temperature	T_{STG}	-55 ~ +150	°C

Note: Absolute maximum ratings are those values beyond which the device could be permanently damaged.


Absolute maximum ratings are stress ratings only and functional device operation is not implied.

5. Thermal resistance

Parameter	Symbol	Typ	Max	Units
Thermal resistance, junction-to-case	θ_{JC}		1.15	°C/W
Thermal resistance, case-to-sink	θ_{CS}	0.5		°C/W
Thermal resistance, junction-to-ambient	θ_{JA}		62.5	°C/W

6. Electrical characteristics

($T_J=25^\circ\text{C}$, unless otherwise notes)

Parameter	Symbol	Test conditions	Min	Typ	Max	Unit
Off characteristics						
Drain-source breakdown voltage	BV_{DSS}	$V_{\text{GS}}=0\text{V}, I_{\text{D}}=250\mu\text{A}$	60			V
Breakdown voltage temperature coefficient	$\Delta \text{BV}_{\text{DSS}}/\Delta T_J$	$I_{\text{D}}=250\mu\text{A}$, referenced to 25°C		0.07		$^\circ\text{C}$
Drain-source leakage current	I_{DSS}	$V_{\text{DS}}=60\text{V}, V_{\text{GS}}=0\text{V}$		1		μA
		$V_{\text{DS}}=48\text{V}, T_C=125^\circ\text{C}$		1		μA
Gate-source leakage current	I_{GSS}	$V_{\text{GS}}=20\text{V}, V_{\text{DS}}=0\text{V}$		100		nA
Gate-source leakage Reverse		$V_{\text{GS}}=-20\text{V}, V_{\text{DS}}=0\text{V}$		-100		nA
On characteristics						
Gate threshold voltage	$V_{\text{GS(TH)}}$	$V_{\text{DS}}=V_{\text{GS}}, I_{\text{D}}=250\mu\text{A}$	2.0		4.0	V
Static drain-source on-state resistance	$R_{\text{DS(ON)}}$	$V_{\text{GS}}=10\text{V}, I_{\text{D}}=25\text{A}$		12	15	$\text{m}\Omega$
Dynamic characteristics						
Input capacitance	C_{ISS}	$V_{\text{DS}}=25\text{V}, V_{\text{GS}}=0\text{V}, f=1\text{MHz}$		3300		pF
Output capacitance	C_{OSS}			530		pF
Reverse transfer capacitance	C_{RSS}			80		pF
Switching characteristics						
Turn-on delay time	$t_{\text{D(ON)}}$	$V_{\text{DD}}=30\text{V}, I_{\text{D}}=25\text{A}, R_{\text{G}}=50\Omega$ (note 4,5)		12		ns
Rise time	t_R			80		ns
Turn-off delay time	$t_{\text{D(OFF)}}$			80		ns
Fall time	t_F			50		ns
Total gate charge	Q_G	$V_{\text{DS}}=48\text{V}, V_{\text{GS}}=10\text{V}, I_{\text{D}}=50\text{A}$ (note 4,5)		90		nC
Gate-source charge	Q_{GS}			20		nC
Gate-drain charge (miller charge)	Q_{GD}			30		nC
Source-drain diode ratings and characteristics						
Diode forward voltage	V_{SD}	$V_{\text{GS}}=0\text{V}, I_{\text{S}}=50\text{A}$			1.5	V
Continuous source current	I_{S}	Integral reverse p-n junction diode in the MOSFET 			70	A
Pulsed source current	I_{SM}				280	A
Reverse recovery time	t_{RR}	$V_{\text{GS}}=0\text{V}, I_{\text{S}}=50\text{A}$ $dI_F/dt=100\text{A}/\mu\text{s}$ (note 4)		90		ns
Reverse recovery charge	Q_{RR}			300		μC

Note: 1. repetitive rating:pulse width limited by junction temperature

2. $L=5.6\text{mH}, I_{\text{AS}}=50\text{A}, V_{\text{DD}}=25\text{V}, R_{\text{G}}=0\Omega$, staring $T_J=25^\circ\text{C}$

3. $I_{\text{SD}} \leq 50\text{A}, di/dt \leq 300\text{A}/\mu\text{s}, V_{\text{DD}} \leq \text{BV}_{\text{DSS}}$, staring $T_J=25^\circ\text{C}$

4. Pulse test:pulse width $\leq 300\mu\text{s}$, duty cycle $\leq 2\%$

5. Essentially independent of operating temperature

7. Test circuits and waveforms




Fig. 1A Peak Diode Recovery dv/dt Test Circuit



+0 Amps, 60 Volts
N-CHANNEL MOSFET

HS70N06PA




Fig. 1B Peak Diode Recovery dv/dt Waveforms




Fig. 2A Switching Test Circuit




Fig. 2B Switching Waveforms




Fig. 3A Gate Charge Test Circuit




Fig. 3B Gate Charge Waveform




Fig. 4A Unclamped Inductive Switching Test Circuit




Fig. 4B Unclamped Inductive Switching Waveforms