

HS 9338/DAC338 Complete μ P Compatible 12-Bit DAC

FEATURES

■ Output Ranges: 0 to +10V, 0 to +5V, ±10V, ±5V

Coding: Binary; Offset Binary


Linearity: ±0.01%
Settling Time: 2.5μS
μP Compatible

■ 28-Pin Package

CMOS, TTL CompatibleDouble Buffered Inputs


DESCRIPTION

HS 9338 is a μ P compatible, complete 12-Bit double buffered digital-to-analog converter. To enhance application flexibility, the data input registers have been configured as 3 independent, 4-Bit bytes. This enables the user to directly interface to 4, 8, and 12-Bit data buses. HS 9338 comes complete with interface control logic. The three separate byte enable inputs latch data from the bus into the appropriate primary data latches. The LDAC input transfers data from the primary latches to the DAC regis-



ter. In addition to these input functions are two chip select inputs and a read/write input allowing direct memorymap configurations. All input controls are static to allow hardwired configurations. The DAC338 is packaged in a hermetically sealed package and is rated -55°C to +125°C. The B-models of the DAC338 are fully screened and tested to MIL-STD-883 Rev. C, Level B requirements.

FUNCTIONAL DIAGRAM



SPECIFICATIONS

(Typical @ 25° C unless otherwise noted, Power supply voltages: +15V, -15V, +5V (±5%))


MODEL	HS 9338-2	DAC338-2	HS 9338-1	DAC338-1	HS 9338-0 DAC3	38-0
DIGITAL INPUT						
Resolution	12 Bit	*	*	*	*	*
Unipolar Code	Binary	*	*	*	*	*
Bipolar Code	Offset Binary	*	*	14*	*	*
Logic Compatibility 1	CMOS, TTL	*	*	*	*	*
Control Logic Inputs	,					
IIH @ VIH = 2.4V IIL @ VIL = 0.4V	20µA	*	*	*	*	*
$V_{11} @ V_{11} = 0.4V$	-0,36mA	*	*	*	*	*
Data Input Current ⁵	±1µA	*	*	*	*	*
ANALOG OUTPUT	,					
Scale Factor Accuracy ²	±0.1% F.S.R.	*	*	st	*	*
Initial Offset ²					,	
Bipolar	±0.1% F.S.R. (max)	*	*	18*	*	*
Unipolar	±0.05% F.S.R. (max	x) *	*	rk.	*	*
Voltage Range ²						
Bipolar	±10V, ±5V	*	*	*	*	*
Unipolar	0 to +10V, 0 to +5	V *	*	*	*	*
STATIC PERFORMANCE	- '					
Integral Linearity ³	+ 0.015% F.S.R. Max	*	±0.025% F.S.R. Ma	x **	+ 0.050% F.S.R. Max	* * *
Differential Linearity	±0.024% F.S.R. Max		±0.048% F.S.R. Ma		±0.097% F.S.R. Max	***
Monotonicity	12 Bits	*	11 Bits	**	10 Bits	* * *
•	12 Bits	-	11 Dits		10 510	
DYNAMIC PERFORMANCE						
Full Scale Transition	504	_	*	*	*	*
Settling Time	5μS (max)		*	*	*	*
	2.5μS (typ)	•				
Full Scale Transition	10V/μS (min)	*	*	*	*	*
Slew Rate Delay to Analog Output	10 V/µ3 (IIIII)					
From Bits Input ⁴	220nS	*	*	sk	*	*
	220nS	*	*	*	*	*
From LDAC	225nS	*	*	*	*	*
From CS ⁴ or WE ⁴	225113					
STABILITY						
Scale Factor	20ppm F.S.R.	*	*	1tr	*	*
Integral Linearity	1ppm F.S.R. Max	*	*	de	* .	*
Differential Linearity	1ppm F.S.R. Max	*	*	*	*	*
Offset Drift						
Bipolar	10ppm/°C	*	*	nt .	*	
Unipolar	5ppm/°C	*	*	*	*	*
Monotonicity Temperature Range	0°C to +70°C	*	*	*	*	*
±15V POWER SUPPLY						
+15V Supply Current	12mA	*	*	16	*	*
-15V Supply Current	10m A	*	*		"	
PSRR	0.005%/%	*	*	*	*	•
+5V POWER SUPPLY						
+5V Supply Current	24mA	*	*	*	*	*
TEMPERATURE RANGE						
	0°C to +70°C	-55°C to +125°C	*	***	*	* * *
Operating Storage	-25°C to +85°C	-65°C to +155°C		***	*	* * *
•	-25 0 10 105 0	= 00 0 10 1 100 1	-			
MECHANICAL			*	***	*	
Case Style	Case A (plastic)	Case B (metal	, *			
NOTES						

NOTES

- 1. Control inputs are TTL and 5V CMOS only; data inputs are fully CMOS and TTL compatible.
- 2. See APPLICATION NOTES for adjustment procedures.
- 3. Specified as "Best-Straight Line".
- 4. Operating the unit with the DAC Register transparent may result in output "glitches" due to logic skewing with the unit.
- 5. Digital Input voltage must not exceed supply voltage or go below -0.5V. "0" < 0.8V; 2.4V < "1" < V_{DD}.
- *Same as HS 9338-2 **Same as HS 9338-1
- ***Same as HS 9338-0
- ****Same as DAC338-2


CAUTION: ESD (Electro-Static Discharge) sensitive device. Permanent damage may occur when unconnected devices are subjected to high energy electrostatic fields. Unless otherwise noted, the voltage at any digital input should never exceed the supply voltage by more than 0.5 volts or go below -0.5 volts.

CONTROL LOGIC FUNCTIONAL DIAGRAM



TRUTH TABLE

	HS 9338 CONTROL INPUTS		HS 9338 OPERATION						
	WR	CS1	CS2	LBE	MBE	HBE	LDAC		
www.DataShe	et#U. × ×	င်္ကေ 1 X	X X 1	×	х	×	×	Device not selected Output reflects previously loaded data	
	0	0	0	1	0	0	0	Write data into low byte data register	
	0	0	0	0	1	0	0	Write data into middle byte data register	
	0	0	0	0	0	1	0	Write data into high byte data register	
	0	0	0	0	0	0	1	Load DAC register with data in low byte middle byte and high byte data registers	
	0	0	0	1	1	1	0	Write data simultaneous into all data registers	
	0	0	0	1	1	1	1	Write data directly into DAC register	



t_{DS}: Data setup time, 250 nsec


t_{CWS}: Chip select to write setup time, 375 nsec

t_{DH}: Data hold time, 20 neec

t_{CWH}: Chip select to write hold time, 0 neec

twR : Write pulse width, 350 nsec tAWS : Address to write setup time, 250 nsec

PACKAGE OUTLINE




PIN DIAGRAM

PIN FUNCTION 1 LDAC, LOADS DAC REGISTER AND CHANGES OUTPUT 2 WR, WRITE INPUT, ACTIVATES ALL CONTROLS 3 CSZ, CHIP SELECT INPUT 2 4 CST, CHIP SELECT INPUT 1 5 MBE, MIDDLE BYTE ENABLE, D4 TO D7 6 HBE, HIGH BYTE ENABLE, D6 TO D1 7 LBE, LOW BYTE ENABLE, D0 TO D3 8 GND, GROUND, ANALOG AND DIGITAL GROUND CONNECTED INTER 9 VCC, +15V SUPPLY 10 RANGE, 5V OUTPUT RANGE INPUT 11 VOUT, DAC VOLTAGE OUTPUT 12 SUMJCT, SUMMING JUNCTION OF OUTPUT OPAMP 13 BIPOLAR, CONNECTED TO SUMJCT FOR BIPOLAR OUTPUT RANGE 14 GAIN, INPUT TO ADJUST FULL SCALE OUTPUT VOLTAGE 15 VEE, -15V SUPPLY 16 D11, DATA INPUT, WEIGHT 2-1, MSB 17 D10, DATA INPUT, WEIGHT 2-2 18 D9, DATA INPUT, WEIGHT 2-3 19 D8, DATA INPUT, WEIGHT 2-5 20 D7, DATA INPUT, WEIGHT 2-6	
2 WR, WRITE INPUT, ACTIVATES ALL CONTROLS 3 CSZ, CHIP SELECT INPUT 2 4 CST, CHIP SELECT INPUT 2 5 MBE, MIDDLE BYTE ENABLE, D4 TO D7 6 HBE, HIGH BYTE ENABLE, D8 TO D11 7 LBE, LOW BYTE ENABLE, D0 TO D3 8 GND, GROUND, ANALOG AND DIGITAL GROUND CONNECTED INTER 9 V _{CC} +15V SUPPLY 10 RANGE, 5V OUTPUT RANGE INPUT 11 V _{OUT} , DAC VOLTAGE OUTPUT 12 SUMJCT, SUMMING JUNCTION OF OUTPUT OPAMP 13 BIPOLAR, CONNECTED TO SUMJCT FOR BIPOLAR OUTPUT RANGE 14 GAIN, INPUT TO ADJUST FULL SCALE OUTPUT VOLTAGE 15 V _{EE} , -15V SUPPLY 16 D11, DATA INPUT, WEIGHT 2-1, MSB 17 D10, DATA INPUT, WEIGHT 2-2 18 D9, DATA INPUT, WEIGHT 2-4 20 D7, DATA INPUT, WEIGHT 2-5	
3 CS2, CHIP SELECT INPUT 2 4 CS1, CHIP SELECT INPUT 1 5 MBE, MIDDLE BYTE ENABLE, D4 TO D7 6 HBE, HIGH BYTE ENABLE, D8 TO D11 7 LBE, LOW BYTE ENABLE, D0 TO D3 8 GND, GROUND, ANALOG AND DIGITAL GROUND CONNECTED INTER 9 V _{CC} +15V SUPPLY 10 RANGE, 5V OUTPUT RANGE INPUT 11 VOUT, DAC VOLTAGE OUTPUT 12 SUMJCT, SUMMING JUNCTION OF OUTPUT OPAMP 13 BIPOLAR, CONNECTED TO SUMJCT FOR BIPOLAR OUTPUT RANGE 14 GAIN, INPUT TO ADJUST FULL SCALE OUTPUT VOLTAGE 15 V _{EE} -15V SUPPLY 16 D11, DATA INPUT, WEIGHT 2-1, MSB 17 D10, DATA INPUT, WEIGHT 2-2 18 D9, DATA INPUT, WEIGHT 2-4 20 D7, DATA INPUT, WEIGHT 2-5	
4 ČŠT, CHIP SELECT INPUT 1 5 MBE, MIDDLE BYTE ENABLE, D4 TO D7 6 HBE, HIGH BYTE ENABLE, D8 TO D1 7 LBE, LOW BYTE ENABLE, D0 TO D3 8 GND, GROUND, ANALOG AND DIGITAL GROUND CONNECTED INTER 9 V _{CC} . +15V SUPPLY 10 RANGE, SV OUTPUT RANGE INPUT 11 V _{OUT} , DAC VOLTAGE OUTPUT 12 SUMJCT, SUMMING JUNCTION OF OUTPUT OPAMP 13 BIPOLAR, CONNECTED TO SUMJCT FOR BIPOLAR OUTPUT RANGE 14 GAIN, INPUT TO ADJUST FULL SCALE OUTPUT VOLTAGE 15 V _{EE} 15V SUPPLY 16 D11, DATA INPUT, WEIGHT 2- ¹ , MSB 17 D10, DATA INPUT, WEIGHT 2- ³ 19 D8, DATA INPUT, WEIGHT 2- ⁴ 20 D7, DATA INPUT, WEIGHT 2-5	
5 MBE, MIDDLE BYTE ENABLE, D4 TO D7 6 HBE, HIGH BYTE ENABLE, D8 TO D11 7 LBE, LOW BYTE ENABLE, D8 TO D11 8 GND, GROUND, ANALOG AND DIGITAL GROUND CONNECTED INTER 9 VCC. +15V SUPPLY 10 RANGE, 5V OUTPUT RANGE INPUT 11 VOUT, DAC VOLTAGE OUTPUT 12 SUMJCT, SUMMING JUNCTION OF OUTPUT OPAMP 13 BIPOLAR, CONNECTED TO SUMJCT FOR BIPOLAR OUTPUT RANGE 14 GAIN, INPUT TO ADJUST FULL SCALE OUTPUT VOLTAGE 15 VEE, -15V SUPPLY 16 D11, DATA INPUT, WEIGHT 2-1, MSB 17 D10, DATA INPUT, WEIGHT 2-2 18 D9, DATA INPUT, WEIGHT 2-3 19 D8, DATA INPUT, WEIGHT 2-4 20 D7, DATA INPUT, WEIGHT 2-5	
6 HBE, HIGH BYTE ENABLE, D8 TO D11 7 LBE, LOW BYTE ENABLE, D0 TO D3 8 GND, GROUND, ANALOG AND DIGITAL GROUND CONNECTED INTER 9 VCC, +15V SUPPLY 10 RANGE, 5V OUTPUT RANGE INPUT 11 VOUT, DAC VOLTAGE OUTPUT 12 SUMJCT, SUMMING JUNCTION OF OUTPUT OPAMP 13 BIPOLAR, CONNECTED TO SUMJCT FOR BIPOLAR OUTPUT RANGE 14 GAIN, INPUT TO ADJUST FULL SCALE OUTPUT VOLTAGE 15 VEE, -15V SUPPLY 16 D11, DATA INPUT, WEIGHT 2-1, MSB 17 D10, DATA INPUT, WEIGHT 2-2 18 D9, DATA INPUT, WEIGHT 2-3 19 D8, DATA INPUT, WEIGHT 2-4 20 D7, DATA INPUT, WEIGHT 2-5	
7 LBE, LOW BYTE ENABLE, D0 TO D3 8 GND, GROUND, ANALOG AND DIGITAL GROUND CONNECTED INTER 9 V _{CC} . +15V SUPPLY 10 RANGE, 5V OUTPUT RANGE INPUT 11 V _{OUT} , DAC VOLTAGE OUTPUT 12 SUMJCT, SUMMING JUNCTION OF OUTPUT OPAMP 13 BIPOLAR, CONNECTED TO SUMJCT FOR BIPOLAR OUTPUT RANGE 14 GAIN, INPUT TO ADJUST FULL SCALE OUTPUT VOLTAGE 15 V _{EE} 15V SUPPLY 16 D11, DATA INPUT, WEIGHT 2-1, MSB 17 D10, DATA INPUT, WEIGHT 2-2 18 D9, DATA INPUT, WEIGHT 2-3 19 D8, DATA INPUT, WEIGHT 2-4 20 D7, DATA INPUT, WEIGHT 2-5	
8 GND, GROUND, ANALOG AND DIGITAL GROUND CONNECTED INTER 9 V _{CC} +15V SUPPLY 10 RANGE, 5V OUTPUT RANGE INPUT 11 VOUT, DAC VOLTAGE OUTPUT 12 SUMJCT, SUMMING JUNCTION OF OUTPUT OPAMP 13 BIPOLAR, CONNECTED TO SUMJCT FOR BIPOLAR OUTPUT RANGE 14 GAIN, INPUT TO ADJUST FULL SCALE OUTPUT VOLTAGE 15 VEE -15V SUPPLY 16 D11, DATA INPUT, WEIGHT 2-1, MSB 17 D10, DATA INPUT, WEIGHT 2-2 18 D9, DATA INPUT, WEIGHT 2-3 19 D8, DATA INPUT, WEIGHT 2-4 20 D7, DATA INPUT, WEIGHT 2-5	
9 V _{CC} . +15V SUPPLY 10 RANGE, 5V OUTPUT RANGE INPUT 11 V _{OUT} , DAC VOLTAGE OUTPUT 12 SUMJCT, SUMMING JUNCTION OF OUTPUT OPAMP 13 BIPOLAR, CONNECTED TO SUMJCT FOR BIPOLAR OUTPUT RANGE 14 GAIN, INPUT TO ADJUST FULL SCALE OUTPUT VOLTAGE 15 V _{EE} , -15V SUPPLY 16 D11, DATA INPUT, WEIGHT 2 ⁻¹ , MSB 17 D10, DATA INPUT, WEIGHT 2 ⁻² 18 D9, DATA INPUT, WEIGHT 2 ⁻³ 19 D8, DATA INPUT, WEIGHT 2 ⁻⁴ 20 D7, DATA INPUT, WEIGHT 2 ⁻⁵	
10 RANGE, 5V OUTPUT RANGE INPUT 11 VOUT, DAC VOLTAGE OUTPUT 12 SUMJCT, SUMMING JUNCTION OF OUTPUT OPAMP 13 BIPOLAR, CONNECTED TO SUMJCT FOR BIPOLAR OUTPUT RANGE 14 GAIN, INPUT TO ADJUST FULL SCALE OUTPUT VOLTAGE 15 VEE, -15V SUPPLY 16 D11, DATA INPUT, WEIGHT 2-1, MSB 17 D10, DATA INPUT, WEIGHT 2-2 18 D9, DATA INPUT, WEIGHT 2-3 19 D8, DATA INPUT, WEIGHT 2-4 20 D7, DATA INPUT, WEIGHT 2-5	NALLY
11 VOUT, DAC VOLTAGE OUTPUT 12 SUMJCT, SUMMING JUNCTION OF OUTPUT OPAMP 13 BIPOLAR, CONNECTED TO SUMJCT FOR BIPOLAR OUTPUT RANGE 14 GAIN, INPUT TO ADJUST FULL SCALE OUTPUT VOLTAGE 15 VEE, -15V SUPPLY 16 D11, DATA INPUT, WEIGHT 2-1, MSB 17 D10, DATA INPUT, WEIGHT 2-2 18 D9, DATA INPUT, WEIGHT 2-3 19 D8, DATA INPUT, WEIGHT 2-4 20 D7, DATA INPUT, WEIGHT 2-5	
12 SUMJCT, SUMMING JUNCTION OF OUTPUT OPAMP 13 BIPOLAR, CONNECTED TO SUMJCT FOR BIPOLAR OUTPUT RANGE 14 GAIN, INPUT TO ADJUST FULL SCALE OUTPUT VOLTAGE 15 VEE15V SUPPLY 16 D11, DATA INPUT, WEIGHT 2-1, MSB 17 D10, DATA INPUT, WEIGHT 2-2 18 D9, DATA INPUT, WEIGHT 2-3 19 D8, DATA INPUT, WEIGHT 2-4 20 D7, DATA INPUT, WEIGHT 2-5	
13 BIPOLAR, CONNECTED TO SUMJCT FOR BIPOLAR OUTPUT RANGE 14 GAIN, INPUT TO ADJUST FULL SCALE OUTPUT VOLTAGE 15 VEE15V SUPPLY 16 D11, DATA INPUT, WEIGHT 2-1, MSB 17 D10, DATA INPUT, WEIGHT 2-2 18 D9, DATA INPUT, WEIGHT 2-3 19 D8, DATA INPUT, WEIGHT 2-4 20 D7, DATA INPUT, WEIGHT 2-5	
14 GAIN, INPUT TO ADJUST FULL SCALE OUTPUT VOLTAGE 15 V _{EE} , -15V SUPPLY 16 D11, DATA INPUT, WEIGHT 2 ⁻¹ , MSB 17 D10, DATA INPUT, WEIGHT 2 ⁻² 18 D9, DATA INPUT, WEIGHT 2 ⁻³ 19 D8, DATA INPUT, WEIGHT 2 ⁻⁴ 20 D7, DATA INPUT, WEIGHT 2 ⁻⁵	
15 V _{EE} , -15V SUPPLY 16 D11, DATA INPUT, WEIGHT 2 ⁻¹ , MSB 17 D10, DATA INPUT, WEIGHT 2 ⁻² 18 D9, DATA INPUT, WEIGHT 2 ⁻³ 19 D8, DATA INPUT, WEIGHT 2 ⁻⁴ 20 D7, DATA INPUT, WEIGHT 2 ⁻⁵	
16 D11, DATA INPUT, WEIGHT 2 ⁻¹ , MSB 17 D10, DATA INPUT, WEIGHT 2 ⁻² 18 D9, DATA INPUT, WEIGHT 2 ⁻³ 19 D8, DATA INPUT, WEIGHT 2 ⁻⁴ 20 D7, DATA INPUT, WEIGHT 2 ⁻⁵	
17 D10, DATA INPUT, WEIGHT 2 ⁻² 18 D9, DATA INPUT, WEIGHT 2 ⁻³ 19 D8, DATA INPUT, WEIGHT 2 ⁻⁴ 20 D7, DATA INPUT, WEIGHT 2 ⁻⁵	
18 D9, DATA INPUT, WEIGHT 2 ⁻³ 19 D8, DATA INPUT, WEIGHT 2 ⁻⁴ 20 D7, DATA INPUT, WEIGHT 2 ⁻⁵	
19 D8, DATA INPUT, WEIGHT 2 ⁻⁴ 20 D7, DATA INPUT, WEIGHT 2 ⁻⁵	
20 D7, DATA INPUT, WEIGHT 2 ⁻⁵	
24 DE DATA INDUT WEIGHT 2-6	
22 D5, DATA INPUT, WEIGHT 2-7	
23 D4, DATA INPUT, WEIGHT 2 ⁻⁸	
24 D3, DATA INPUT, WEIGHT 2 ⁻⁹	
25 D2, DATA INPUT, WEIGHT 2-10	
26 D1, DATA INPUT, WEIGHT 2-11	
27 D0, DATA INPUT, WEIGHT 2-12, LSB	
28 V _{DD} , +5V SUPPLY, CONTROL LOGIC	

OUTPUT CONNECTIONS

RANGE	OUTPUT	CONNECT PIN 12	CONNECT PIN 10	CONNECT PIN 13
0 to +10V	PIN 11	OPEN	OPEN	OPEN
0 to +5V	PIN 11	OPEN	PIN 11	OPEN
-10V to +10V	PIN 11	PIN 13	OPEN	PIN 12
-5V to +5V	PIN 11	PIN 13	PIN 11	PIN 12

OUTPUT OFFSET ADJUST




to PIN 12 (PIN 12 IS AT VIRTUAL GROUND)

RANGE: ±0.25% F.S.


Adjust for V_{out} = 0.000 Volt at input code 00...0 for unipolar operation or at input code 10...0 for bipolar operation.

OUTPUT GAIN ADJUST




RANGE: ±0.5%

Adjust for V_{out} = +9.9976 Volt at input code 11 . . . 1 (4.9988 Volt on 0-5V range) or for V_{out} = -10.000 Volt at input code 00 . . . 0 (-5.0000 Volt on ±5V range) if set up for bipolar operation.



APPLICATIONS INFORMATION

INTERFACING THE HS9338 TO AN 8-BIT PROCESSOR USING NO EXTERNAL COMPONENTS




This mode of operation requires 13k bytes of unused addresses. No additional address decoder is necessary. The two chip-select inputs together with the byte-enable and load-DAC inputs are used to control all functions of the DAC. Through selecting the address-lines the user can vary the addresses used to control the DAC. In the above figure the control signals have the following address-configurations (hex):

HBE, MBE 2000 LBE 1000 LDAC 0800


The LDAC input should not be tied together to the LBE input to ensure correct data transfer between the DAC registers.

INTERFACING THE HS9338 TO A 16-BIT MICROPROCESSOR



Interfacing the HS9338 to a 16-Bit microprocessor is quite easy, because no multiplexing of the data inputs is necessary. An address decoder and the second chip-select input is used to select the DAC.

INTERFACING THE HS9338 to a 4-BIT MICROPROCESSOR USING 4-BIT I/O-PORTS



This figure shows how to operate the HS 9338 with two 4-Bit ports. The chip-selects are tied to ground allowing continuous operation; they can be used for operating more DAC's at the same port. In the first step data should appear at the port A outputs; in the second step the control flags should appear on port B.

PRODUCT SCREENING AND QUALIFICATION

Products cataloged as Class B are fully screened in accordance with Method 5004 of MIL-STD-883, Class B.

Hybrid Systems is equipped to perform qualification and quality conformance testing of its products to the Class B requirements of MIL-STD-883, Method 5005. Processing to applicable Class S requirements is available where the higher confidence level is required.

ORDERING INFORMATION

DESCRIPTION		
μP DAC, 0.01% Linearity		
μP DAC, 0.025% Linearity		
μP DAC, 0.05% Linearity		
μP DAC, 0.01% Linearity, 883 Rev. C Screening		
μP DAC, 0.025% Linearity, 883 Rev. C Screening		
μP DAC, 0.05% Linearity, 883 Rev. C Screening		

Specifications subject to change without notice.