

60×11 Pixel Data Bank 8-Bit Mask MCU

Features

- Operating voltage range: 2.4V~5.5V
- Program ROM: 32K×16 bits
- Data RAM: 2.3K×8 bits
- 16-bit table read instructions
- Eight-level subroutine nesting
- Timer
- Two 16-bit programmable timer counters
- Real time clock (RTC)
- Watchdog Timer (WDT)
- Four operating modes: Idle mode, Sleep mode, Green mode and Normal mode
- Built-in 32768Hz x'tal oscillator circuit
- Build-in circuit dual system clock 32768Hz, 3.58MHz

- Build-in Low Battery detector
- 14 bidirectional I/O lines, 16 bidirectional I/O lines are share pin with segments
- LCD driver:
 - Up to a max. of 60 segments and 11 common
 - 660 dots, 1/4 or 1/5 bias capability, 1/10 or 1/11 duty, R type
 - LCD com/seg driving strength can be adjusted to compromise the display quality and current consumption, adjustable 16-level VLCD
 - Segment 0~15 supports Key Scan function
- Build-in a serial-parallel-interface hardware circuit
- Build-in a 8-bit PWM D/A hardware circuit
- 100-pin QFP package

General Description

HT23B60 is an 8-bit CMOS microcontroller with various functionalities in a compact package such as SRAM, ROM I/Os, interrupt controller, timer and LCD control-

ler/driver. It's suitable for use as electrical data bank, LCD game, calendar and speech products.



Rev. 1.10

1

March 1, 2004



www.DataSheet4U.com

Pin Assignment

SEG32 SEG31 SEG30 SEG29 SEG28 SEG28 SEG26 SEG24 SEG23 SEG22 SEG24 SEG23 SEG19 SEG18 SEG14 SEG14 SEG11 SEG	SEG33 00 111 2 3 4 5 6 7 8 9 10 11 11 11 11 11 11 11 11 11 11 11 11	SEG34 □ 99 32 SEC	30 SEC 35 C 38	SEG36 □ 97 34□ PA7	SEG37 □ 99 35 PA6	SEG38 35 36 PAR		SEG40 □33 3 H - 1 380 PA2		SEG42 □91 23 0 0 0 00000000000000000000000000000		SEG44 □ 89 60 P	SEG45 □88 3 A A A A A A A A A A A A A A A A A A	SEG46 □ 87 41 PB3	SEG47 □88 45 PB2	SEG48 □ 25 40 PB1	SEG49 □ 44 : 47 □ PBC		SEG52 8 8 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7	SEC NC SEC SEC SEC SEC CO CO CO CO CO CO CO CO CO SEC SEC SEC SEC CO CO CO CO CO CO CO SEC SEC SEC SEC SEC SEC SEC SEC SEC SEC	553 554 556 557 558 559 40 41 42 43 445 407 408 407 408 407 408 407 408 407 408 407 408 407 408 407 408 407 408 407 409 401 402 409 401 402 409 401 402 400 401 402 400 401 402 400 401 402 400 401 402 400 401 402 400 401 402 400 401 402 400 401 402 400 401 402 400 401 402 400 401 402 400 401 402 400 401 400 400 400 400 400 400 400 400))
L	SEG2	32 SEG1	3 SEG0	3 PA7	35 PA6	363 PA5	PA4	B □ PA3	g⊟ PA2	40 PA1	41 PA0	42 / PB5	43 PB4		15 PB2/DI		41 PB0/SCLK	RES				

Rev. 1.10



Pad Assignment

HT23B60

www.DataSheet4U.com



* The IC substrate should be connected to VSS in the PCB layout artwork.

Rev. 1.10



Pad Coordinates

www.DataSheet4U.com Unit: µm

Pad No.	X	Y	Pad No.	X	Y
1	-1348.345	1337.600	52	1314.745	-1252.900
2	-1334.345	1076.850	53	1314.745	-1152.900
3	-1334.345	966.250	54	1314.745	-1052.900
4	-1334.345	866.250	55	1314.745	-952.900
5	-1330.600	746.150	56	1314.745	-852.900
6	-1330.600	635.550	57	1314.745	-752.900
7	-1330.600	535.550	58	1314.745	-652,900
8	-1330.600	424,950	59	1314,745	-552,900
9	-1330 600	324,950	60	1314,745	-452 900
10	-1330 600	214.350	61	1314,745	-352 900
11	-1330 600	114 350	62	1314 745	-252 900
12	-1330 600	3 750	63	1314 745	-152 900
13	-1330.600	_96 250	64	1314 745	_52 900
14	1330,600	206 850	65	1314 745	47 100
14	1220 600	-200.050	66	1314.745	47.100
15	-1330.000	-300.030	67	1314.745	247.100
10	-1330.600	-417.450	69	1314.745	247.100
10	-1330.600	-517.450	60	1314.745	347.100
10	-1330.600	-628.050	09	1314.745	447.100
19	-1330.600	-729.826	70	1314.745	547.100
20	-1323.500	-863.400	71	1314.745	647.100
21	-1282.800	-970.900	72	1314.745	747.100
22	-1323.500	-1110.150	73	1314.745	847.100
23	-1323.500	-1305.950	74	1314.745	947.100
24	-1191.900	-1307.450	75	1314.745	1047.100
25	-1083.800	-1307.450	76	1314.745	1147.100
26	-945.113	-1293.950	77	1346.855	1319.590
27	-835.109	-1293.950	78	1246.855	1319.590
28	-683.945	-1217.385	79	1146.855	1319.590
29	-519.280	-1153.900	80	1046.855	1319.590
30	-477.416	-1321.600	81	946.855	1319.590
31	-425.640	-1153.900	82	846.855	1319.590
32	-373.864	-1321.600	83	746.855	1319.590
33	-312.995	-1153.860	84	646.855	1319.590
34	-257.745	-1320.790	85	546.855	1319.590
35	-207.745	-1153.861	86	446.855	1319.590
36	-157.745	-1320.790	87	346.855	1319.590
37	-107.745	-1153.821	88	246.855	1319.590
38	-57.745	-1320.790	89	146.855	1319.590
39	42.255	-1320.790	90	46.855	1319.590
40	142.255	-1320.790	91	-84.745	1337.600
41	242.255	-1320.790	92	-184.745	1337.600
42	342.255	-1320.790	93	-295.345	1337.600
43	442.255	-1320.790	94	-395.345	1337.600
44	542.255	-1320.790	95	-505.945	1337.600
45	642.255	-1320.790	96	-605.945	1337.600
46	742.255	-1320 790	97	-716 545	1337.600
47	842.255	-1320.790	98	-816.545	1337.600
48	942,255	-1320 790	99	-927 145	1337.600
49	1042.255	-1320 790	100	-1027 145	1337.600
50	1142,255	-1320 790	101	-1137 745	1337.600
51	11314 745	_1352 000	102	_1237 7/5	1337 600
51	11014.740	-1002.000	102	-1201.140	1007.000



www.DataSheet4U.com

Pad No.	Pad Name	I/O	Mask Option	Description
4~1	SEG0~3	0	_	Selectable as LCD segment signal output or keyscan strobe signal.
12~5	PA0~PA7	I/O	Wake-up or None	Bidirectional 8-bit input/output port. Each bit can be configured as wake-up input by mask option. Software instructions determine the CMOS output or Schmitt trigger input with or without pull-high register by register [35H].
14~13	PB4~PB5	I/O	_	Bidirectional 2-bit input/output port Schmitt trigger input with or without pull-high register by software op- tion or CMOS output
15	PB3/INT	I/O		Software instructions determine the bidirectional input/output pin or external interrupt Schmitt trigger input or CMOS output. When the [INTC0].1 is set to "1" the PB3 will used to external interrupt input pin. For I/O pin: Schmitt trigger input with or without pull-high register by software option or CMOS output For INT: Edge trigger activated on a falling edge.
16	PB2/DI	I/O or I	Serial Data Input	Can be optioned as bidirectional input/output or serial data input. For I/O pin: Schmitt trigger input or CMOS output, see mask option table for pull-high function For serial data input: serial data input without pull-high resistor
17	PB1/DO	I/O or O	Serial Data Output	Can be optioned as bidirectional input/output or serial data output. For I/O pin: Schmitt trigger input or CMOS output, see mask option table for pull-high function For serial data output: SK is a CMOS output
18	PB0/SCLK	I/O	SCLK Signal	Can be optioned as bidirectional input/output or serial interface clock signal. For I/O pin: Schmitt trigger input with or without pull-high resistor by register [36H] or CMOS output For serial interface clock signal: Use as serial I/O interface clock signal SCLK should be set as serial clock output and after 8 clocks from the SCLK terminal, clock output is automatically suspended.
19	RES	I		Schmitt trigger reset input. Active low.
20, 21	VDD	_		Positive power supply
22, 23	VSS	_		Negative power supply, ground
24	PWM1	0	_	Positive PWM CMOS output
25	PWM2	0		Negative PWM CMOS output
26	хоит	0		A 32768Hz crystal (or resonator) should be connected to this pin and XIN
27	XIN	I	_	A 32768Hz crystal (or resonator) should be connected to this pin and XOUT
28	ХС	I		External low pass filter used for frequency up conversion circuit
29 31 33 35 37	TRIM0 TRIM1 TRIM2 TRIM3 TRIM4			Test pin only
30	LBIN	I		This pin detects battery low through external R1/R2 to determine threshold, when the low voltage detect function is disabled, the "LBIN" pin should be connected to VDD.
32	VLCD	Ι		LCD voltage input



Pad No.	Pad Name	I/O	Mask Option	Description	leet4U.com
46~38, 36 34	COM0~8 COM9 COM10	ο		LCD common signal output	
102~47	SEG4~59	0		LCD segment signal output	

Absolute Maximum Ratings

Supply VoltageV_SS-0.3V to V_SS+6.0V	Storage Temperature55°C to 150°C
Input Voltage $V_{SS} – 0.5 V$ to $V_{DD} + 0.5 V$	Operating Temperature10°C to 70°C
Current Drain Per Pin Excluding VDD and VSS	

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.

D.C. Characteristics

			Test Conditions		_		
Symbol	Parameter	V _{DD}	Conditions	Min.	Typ.	Max.	Unit
V _{DD}	Operating Voltage	_	3V application	2.4	3.0	5.5	V
I _{DD1}	Operating Current (In Normal Mode)	3V	32768Hz on, 3.58MHz on, CPU on, LCD on, WDT on, no load		1	1.5	mA
I _{DD2}	Operating Current (In Green Mode)	3V	32768Hz on, 3.58MHz off CPU on, LCD off, WDT off, no load		8	15	μΑ
I _{STB1}	Standby Current 1 (In Sleep Mode)	3V	32768Hz on, 3.58MHz off, CPU off, LCD off, WDT off, no load		2.5	3	μΑ
I _{STB2}	Standby Current 2 (In Idle Mode)	3V	32768Hz off, 3.58MHz off, CPU off, LCD off, WDT off, no load			1	μA
VIL	Input Low Voltage for I/O Port	3V		0		1.0	V
VIH	Input High Voltage for I/O Port	3V		2.0		V_{DD}	V
V _{OL}	Output Low Voltage	3V				0.4	V
V _{OH}	Output High Voltage	3V		2.3		V_{DD}	V
I _{OL1}	I/O Port Sink Current	3V	V _{OL} =0.3V	8	13		mA
I _{OH1}	I/O Port Source Current	3V	V _{OH} =2.7V	-4	-8		mA
I _{OL2}	Segment, Common Output Sink Current	3V	V _{OL} =0.3V	270	480	_	μA
I _{OH2}	Segment, Common Output Source Current	3V	V _{OH} =2.7V	-100	-140	_	μA
I _{OL3}	PWM Sink Current	3V	V _{OL} =0.3V	16	26		mA
I _{OH3}	PWM Source Current	3V	V _{OH} =2.7V	-16	-26	_	mA
R _{PH}	Pull-high Resistance of I/O Ports	3V		30	60	90	kΩ
LBIN	Low Battery Detection Reference Voltage	3V		1.10	1.15	1.20	V

Ta=25°C



A.C. Characteristics

www.DataSheet4U.com Ta=25°C

Symbol	Perometer		Test Conditions	Min	Turn	Mox	Unit
Symbol	Farameter	V_{DD}	Conditions		тур.	Wax.	Unit
f _{SYS1}	Operating System Clock (In Green Mode)	3V	_		32		kHz
f _{SYS2}	Operating System Clock (In Normal Mode)	3V		_	3.58		MHz
t _{STB}	Green Mode to Normal Mode System Frequency Stable Time	3V	_			20	ms
t _{WDTOSC1}	Watchdog Oscillator Period	3V	_	45	90	180	μs
t _{WDTOSC2}	Watchdog Time-out Period (WDT OSC)	3V	Without WDT prescaler	23	45	90	ms
t _{WDT2}	Watchdog Time-out Period (System Clock)	3V	Without WDT prescaler	_	512		t _{SYS}
t _{WDT3}	Watchdog Time-out Period (32kHz OSC)	3V	Without WDT prescaler	_	15.6		ms
t _{RESET}	RESET Input Pulse Width			1	_		μs
t _{SST}	System Start-up timer Period			_	1024		t _{SYS}
t _{INT}	Interrupt Pulse Width		_	1	_		μs



www.DataSheet4U.com

Functional Description

Execution Flow

The system clock for the HT23B60 is derived from a 32768Hz crystal oscillator. A built-in frequency up conversion circuit provides dual system clock, namely 32768Hz and 3.58MHz. The system clock is internally divided into four non-overlapping clocks. One instruction cycle consists of four system clock cycles.

Instruction fetching and execution are pipelined in such a way that a fetch takes one instruction cycle while decoding and execution takes the next instruction cycle. However, the pipelining scheme causes each instruction to effectively execute within one cycle. If an instruction changes the program counter, two cycles are required to complete the instruction.

Program Counter – PC

The 13-bit program counter (PC) controls the sequence in which the instructions stored in program ROM are executed.

After accessing a program memory word to fetch an instruction code, the contents of the program counter are incremented by 1. The program counter then points to the memory word containing the next instruction code.

When executing a jump instruction, conditional skip execution, loading PCL register, subroutine call, initial reset, internal interrupt, external interrupt or return from subroutine, the PC manipulates the program transfer by loading the address corresponding to each instruction.



Latch data on Execution of Jump or Call Instruction 32K Program ROM Addressing Architecture

Execution Flow

Mada						Pro	gram	ROM	Addr	ess					
Mode	*14	*13	*12	*11	*10	*9	*8	*7	*6	*5	*4	*3	*2	*1	*0
Initial Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
External or Serial Input Interrupt	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0
Timer Counter 0 Overflow	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0
Timer Counter 2 Overflow	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0
Keyscan Overflow	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0
RTC Overflow	0	0	0	0	0	0	0	0	0	0	1	0	1	0	0
PWM Interrupt	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0
Skip								PC+2							
Loading PCL	*14	*13	*12	*11	*10	*9	*8	@7	@6	@5	@4	@3	@2	@1	@0
Jump, Call Branch	BP.6	BP.5	#12	#11	#10	#9	#8	#7	#6	#5	#4	#3	#2	#1	#0
Return from subroutine	S14	S13	S12	S11	S10	S9	S8	S7	S6	S5	S4	S3	S2	S1	S0

Program ROM Address

Note: *14~*0: Program ROM address

@7~@0: PCL bits

#12~#0: Instruction code bits

S14~S0: Stack register bits

BP.5, BP.6: Bit 5, 6 of bank pointer (04H)



The conditional skip is activated by instruction. Once the condition is met, the next instruction, fetched during the current instruction execution, is discarded and a dummy cycle takes its place while the correct instruction is obtained.

The lower byte of the program counter (PCL) is a read/write register (06H). Moving data into the PCL performs a short jump. The destination must be within 256 locations.

When a control transfer takes place, an additional dummy cycle is required.

Program Memory – ROM

The program memory, which contains executable program instructions, data and table information, is composed of a 32768×16 bit format. However as the PC (program counter) is comprised of only 13 bits, the remaining 2 ROM address bits are managed by dividing the program memory into 4 banks, each bank having a range between 0000H and 1FFFH. To move from the present ROM bank to a different ROM bank, the higher 2 bits of the ROM address are set by the BP (Bank Pointer), while the remaining 13 bits of the PC are set in the usual way by executing the appropriate jump or call instruction. As the full 15 address bits are latched during the execution of a call or jump instruction, the correct value of the BP must first be setup before a jump or call is executed. When either a software or hardware interrupt is received, note that no matter which ROM bank the program is in the program will always jump to the appropriate interrupt service address in Bank 0. The original full 15 bit address will be stored on the stack and restored when the relevant RET/RETI instruction is executed, automatically returning the program to the original ROM bank. This eliminates the need for programmers to manage the BP when interrupts occur.

Certain locations in Bank 0 of program memory are reserved for special usage:

- ROM Bank 0 (BP5~BP6=00B) The ROM bank 0 ranges from 0000H to 1FFFH.
- Location 000H

This area is reserved for the initialization program. After a chip reset, the program always begins execution at location 000H.

Location 004H

This area is reserved for the external interrupt or serial input interrupt service routine. If the \overline{INT} input pin is activated, and the interrupt is enabled and the stack is not full, the program will jump to location 004H and begins execution.

Location 008H

This area is reserved for the timer counter 0 interrupt service program. If a timer interrupt results from a timer counter 0 overflow, and if the interrupt is enabled and the stack is not full, the program will jump to location 008H and begins execution.



Location 00CH

This area is reserved for the timer 2 interrupt service program. If a timer interrupt resulting from a timer 2 overflow, and if the interrupt is enabled and the stack is not full, the program will jump to location 00CH and begins execution.

Location 010H

This area is reserved for the keyscan interrupt When the keyscan function is enabled and the stack is not full, the program begins execution a location 010H on each common clock.

Location 014H

This location is reserved for real time clock (RTC) interrupt service program. When the RTC generator is enabled and time-out occurs, the RTC interrupt is enabled and the stack is not full, the program begins execution at location 014H.

Location 018H

This area is reserved for the PWM D/A buffer empty interrupt service program. After the system latch a D/A code at RAM address 28H, if the interrupt is enabled and the stack is not full, the program begins execution at location 018H.

- Location 020H
 For best condition, this location is reserved at the beginning when writing a program.
- ROM Bank 1~3 (BP5~BP6=01B~11B) The range of the ROM starts from n000H to (n+1) FFFH. (n=2,4,6)
- Table location

Any location in the ROM space can be used as look up table. The instructions "TABRDC [m]" (use for any bank) and" TABRDL [m]" (only used for last page of program ROM) transfers the contents of the lower-order byte to the specified data memory, and the higher-order byte to TBLH (08H). Only the destination of the lower-order byte in the table is

well-defined, the higher-order byte of the table word are transferred to the TBLH. The Table Higher-order byte register (TBLH) is read only. The Table Pointer (TBHP, TBLP) is a read/write register (1FH, 07H), used to indicate the table location. Before accessing the table, the location must be placed in TBLP. The TBLH is read only and cannot be restored. If the main routine and the ISR (Interrupt Service Routine) both employ the table read instruction, the contents of the TBLH in the main routine are likely to be changed by the table read instruction used in the ISR. If this happens, errors can occur. In other words, using the table read instruction in the main routine and the ISR simultaneously should be avoided. However, if the table read instruction has to be applied in both the main routine and the ISR, the interrupts should be disabled prior to the table read instruction. It should not be enabled until the TBLH has been backed up. All table related instructions need two cycles to complete the operation. These areas may function as normal program memory depending upon requirements.

Stack Register – STACK

This is a special part of memory which is used to save the contents of the program counter (PC) only. The stack is organized into 8 levels and is neither part of the data nor program space, and is neither readable nor writeable. The activated level is indexed by the stack pointer (SP) and is neither readable nor writeable. At a subroutine call or interrupt acknowledgment, the contents of the program counter are pushed onto the stack. At the end of a subroutine or an interrupt routine, signaled by a return instruction ("RET" or "RETI"), the program counter is restored to its previous value from the stack. After a chip reset, the SP will point to the top of the stack.

If the stack is full and a non-masked interrupt takes place, the interrupt request flag will be recorded but the acknowledge will be inhibited. When the stack pointer is decremented (by RET or RETI), the interrupt will be serviced. This feature prevents stack overflow allowing the programmer to use the structure more easily.

In a similar case, if the stack is full and a CALL is subsequently executed, stack overflow occurs and the first entry will be lost (only the most recent eight return address are stored).

Data Memory – RAM

The data memory is designed with (192×12)×8 bits. The data memory is divided into two functional groups: special function registers and general purpose data memory. Most are read/write, but some are read only.

• Bank 0 (BP4~BP0=0000H)

The Bank 0 data memory includes special purpose and general purpose memory. The special purpose memory is addressed from 00H to 3FH. The special function registers include the indirect addressing registers (IAR0:00H, IAR1:02H), timer counter 0 higher order byte register (TMR0H: 0CH), timer counter 0 lower order byte register (TMR0L: 0DH), timer counter 0 control register (TMR0C: 0EH), timer 2 lower-order byte register (TMR2L:2BH), timer 2 higher-order byte register (TMR2H:2AH), timer 2 control register (TMR2C:2CH), real timer clock control register (RTC: 24H), program counter lower-order byte register (PCL: 06H), memory pointer registers (MP0: 01H, MP1:03H), accumulator (ACC:05H), table pointer lower-order byte register (TBLP: 07H), table pointer higher-order byte register (TBHP:1FH), table higher-order byte register(TBLH:08H), status register (STATUS:0AH), interrupt control register 0 (INTC0:0BH), interrupt control register 1 (INTC1:1EH), watchdog timer option setting register (WDTS:09H), PLL control register (OPMODE:26H), LCD control register (LCDC:2DH), LCD bright control register (VLCDC:34H), LCD segment output port 0 data register (LCDPC: 37H), LCD segment output port 0 control register (LCDPCC: 38H), LCD segment output port 1 data register (LCDPD:39H), LCD segment output port 1 control register (LCDPDC:3AH), PFD control register (PFDC:2FH), PWM data register (PWM:31H), PWM control register (PWMC:30H), serial data register (SRD:33H), serial control register (SRC:32H), I/O registers (PA:12H, PB:14H), I/O control registers (PAC:13H, PBC:15H) and pull-high control register (PAPHC:35H, PBPHC:36H).

The general purpose data memory, addressed from 40H to FFH, is used for data and control information under instruction commands. All data memory areas can handle arithmetic, logic, increment, decrement and rotate operations directly. Except for some dedicated bits, each bit in the data memory can be set and reset by the "SET [m].i" and "CLR [m].i" instructions, respectively. They are also indirectly accessible

Instruction							Tabl	e Loca	ation						
Instruction	*14	*13	*12	*11	*10	*9	*8	*7	*6	*5	*4	*3	*2	*1	*0
TABRDC [m]	#6	#5	#4	#3	#2	#1	#0	@7	@6	@5	@4	@3	@2	@1	@0
TABRDL [m]	1	1	1	1	1	1	1	@7	@6	@5	@4	@3	@2	@1	@0

Table Location

*14~*0: Current program ROM table address bit14~bit0

Note: @7~@0: TBLP register bit7~bit0 #6~#0: TBHP register bit6~bit0

Rev. 1.10

www.DataSheet4U.com



0011			-
UUH	IAR0	Indirect Addressing Register 0	-A
01H	IAR1	Indirect Addressing Register 1	-
03H	MP1	Memory Pointer 1	-
04H	BP	Bank Pointer]
05H	ACC	Accumulator	41
06H	PCL TRLP	Program Counter Lower-order Byte Register	-
0711 08H	TBLH	Table Higher-order Byte Register	-
09H	WDTS	Watchdog Timer Option Setting Register	1
0AH	STATUS	Status Register	
0BH	INTC0	Interrupt Control Register 0	-
0CH	TMR0H	Timer Counter 0 Higher-order Byte Register	-
0EH	TMR0C	Timer Counter 0 Control Register	-
0FH			1
10H			
11H	DA	DA I/O Data Dagistar	-
12H	PA	PA I/O Data Register PA I/O Control Register	-
14H	PB	PB I/O Data Register	1
15H	PBC	PB I/O Control Register]
16H			-
17H			+
18H 19H			Special Purpose
1AH			
1BH			
1CH			-
1DH	INTC1	Interrupt Control Byte Register 1	41
1EH	TBHP	Table Pointer Higher-order Byte Register	
20H			1
21H			
22H			-
23H	RTC	Real Time Clock Control Register	41
24H 25H			1
26H	OPMODE	OP Mode (PLL Control)]
27H			-
28H			-
29H	TMR2H	Timer Counter 2 Higher-order Byte Register	1
2BH	TMR2L	Timer Counter 2 Lower-order Byte Register	1
2CH	TMR2C	Timer Counter 2 Control Register	41
2DH	LCDC	LCD Driver Control Register	
2EH	PFDC	PED Control Bagister	
2FH 30H	DIA/AAC	PFD Control Register	41
	PWWC	PWM Control Register	-
31H	PWMC	PWM Control Register PWM Data Register	
31H 32H	PWMC PWM SRC SPD	PWM Control Register PWM Data Register PWM Data Register Serial Control Register Serial Control Register	-
31H 32H 33H 34H	PWMC PWM SRC SRD VLCDC	PFD Control Register PWM Control Register PWM Data Register Serial Control Register Serial Data Register LCD Bright Control Register	
31H 32H 33H 34H 35H	PWMC PWM SRC SRD VLCDC PAPHC	PFD Control Register PWM Control Register PWM Data Register Serial Control Register Serial Data Register LCD Bright Control Register Port A Pull-high Control Register	
31H 32H 33H 34H 35H 36H	PWMC PWM SRC SRD VLCDC PAPHC PBPHC	PFD Control Register PWM Control Register Serial Control Register Serial Data Register LCD Bright Control Register Port A Pull-high Control Register Port B Pull-high Control Register	
31H 32H 33H 34H 35H 36H 37H	PWMC PWM SRC SRD VLCDC PAPHC PBPHC LCDPC	PFD Cuttor Register PWM Control Register Serial Control Register Serial Data Register LCD Bright Control Register Port A Pull-high Control Register Port B Pull-high Control Register Segment Output Port 0 Data Register Segment Output Port 0 Data Register	
31H 32H 33H 34H 35H 36H 37H 38H 39H	PWMC PWM SRC SRD VLCDC PAPHC PBPHC LCDPCC LCDPCC	PFD Control Register PWM Control Register Serial Control Register Serial Data Register LCD Bright Control Register Port A Pull-high Control Register Port B Pull-high Control Register Segment Output Port 0 Data Register Segment Output Port 0 Data Register Segment Output Port 0 Data Register	
31H 32H 33H 34H 35H 36H 37H 38H 39H 3AH	PWMC PWM SRC SRD VLCDC PAPHC PBPHC LCDPC LCDPC LCDPD LCDPDC	PFD Control Register PWM Control Register Serial Control Register Serial Data Register LCD Bright Control Register Port A Pull-high Control Register Port B Pull-high Control Register Segment Output Port 0 Data Register Segment Output Port 0 Data Register Segment Output Port 0 Data Register Segment Output Port 1 Data Register Segment Output Port 1 Data Register Segment Output Port 1 Data Register	
31H 32H 33H 34H 35H 36H 37H 38H 39H 3AH 3BH	PWMC PWM SRC SRD VLCDC PAPHC PBPHC LCDPC LCDPC LCDPD LCDPDC	PFD Control Register PWM Control Register Serial Control Register Serial Data Register LCD Bright Control Register Port A Pull-high Control Register Port B Pull-high Control Register Segment Output Port 0 Data Register Segment Output Port 1 Data Register Segment Output Port 1 Data Register Segment Output Port 1 Control Register Segment Output Port 1 Control Register	
31H 32H 33H 35H 36H 37H 38H 39H 3AH 3BH	PWMC PWM SRC SRD VLCDC PAPHC PBPHC LCDPC LCDPCC LCDPD LCDPDC	PFD Cottion Register PWM Control Register Serial Control Register Serial Data Register LCD Bright Control Register Port A Pull-high Control Register Port B Pull-high Control Register Segment Output Port 0 Data Register Segment Output Port 0 Control Register Segment Output Port 1 Control Register Segment Output Port 1 Control Register	
31H 32H 33H 35H 36H 37H 38H 39H 3AH 3BH 3FH 40H	PWMC SRC SRD VLCDC PAPHC PBPHC LCDPC LCDPC LCDPD	PFD Control Register PWM Control Register Serial Control Register Serial Data Register LCD Bright Control Register Port A Pull-high Control Register Port B Pull-high Control Register Segment Output Port 0 Data Register Segment Output Port 0 Data Register Segment Output Port 1 Data Register Segment Output Port 1 Control Register Segment Output Port 1 Control Register	
31H 32H 33H 35H 36H 37H 38H 38H 38H 38H 3FH 40H	PWMC SRC SRD VLCDC PAPHC PAPHC LCDPC LCDPC LCDPD	PPD Control Register PWM Control Register Serial Control Register Serial Data Register LCD Bright Control Register Port A Pull-high Control Register Port B Pull-high Control Register Segment Output Port 0 Data Register Segment Output Port 0 Data Register Segment Output Port 1 Data Register Segment Output Port 1 Control Register General Purpose Bank 0 Data Memory	: Unused
31H 32H 33H 35H 36H 37H 38H 38H 38H 38H 38H 3FH 40H FFH	PWMC PWM SRC SRD VLCDC PAPHC PBPHC LCDPC LCDPCC LCDPD	PPD Control Register PWM Control Register Serial Control Register LCD Bright Control Register Port A Pull-high Control Register Port B Pull-high Control Register Segment Output Port 0 Data Register Segment Output Port 0 Data Register Segment Output Port 1 Control Register Segment Output Port 1 Control Register General Purpose Bank 0 Data Memory (192 Byte)	: Unused
31H 32H 33H 35H 36H 37H 38H 38H 38H 38H 40H FFH 40H	PWMC PWM SRC SRD VLCDC PAPHC PAPHC LCDPC LCDPC LCDPD LCDPDC	PPD Control Register PWM Control Register PWM Control Register Serial Control Register LCD Bright Control Register Port A Pull-high Control Register Port B Pull-high Control Register Segment Output Port 0 Data Register Segment Output Port 0 Data Register Segment Output Port 1 Data Register Segment Output Port 1 Data Register Segment Output Port 1 Control Register General Purpose Bank 0 Data Memory (192 Byte) General Purpose Bank 1 Data Memory Segment Output Port	: Unused
31H 32H 33H 35H 36H 37H 38H 39H 38H 38H 38H 40H FFH 40H FFH	PWMC SRC SRD VLCDC PAPHC LCDPC LCDPDC LCDPDC	PPD Control Register PWM Control Register Serial Control Register LCD Bright Control Register Port A Pull-high Control Register Port A Pull-high Control Register Port B Pull-high Control Register Segment Output Port 0 Data Register Segment Output Port 0 Data Register Segment Output Port 1 Data Register Segment Output Port 1 Data Register General Purpose Bank 0 Data Memory (192 Byte) General Purpose Bank 1 Data Memory (192 Byte)	: Unused
31H 32H 33H 34H 35H 37H 38H 38H 38H 38H 38H 40H FFH 40H FFH	PWMC PWM SRC SRD VLCDC PAPHC LCDPC LCDPCC LCDPDC	PFD Control Register PWM Control Register Serial Control Register Serial Data Register LCD Bright Control Register Port A Pull-high Control Register Port B Pull-high Control Register Segment Output Port 0 Data Register Segment Output Port 1 Data Register Segment Output Port 1 Data Register Segment Output Port 1 Control Register Segment Output Port 1 Data Register Segment Output Port 1 Control Register Segment Output Port 1 Data Register Segment Segment Segment Port 1 Data Register Segment Segment Segment Segment Register Segment S	: Unused
31H 32H 33H 34H 35H 36H 37H 38H 38H 38H 38H 38H 5FH 40H FFH 40H	PWMC PWM SRC SRD VLCDC PAPHC LCDPC LCDPDC LCDPDC	PFD Control Register PWM Control Register Serial Control Register Serial Data Register LCD Bright Control Register Port A Pull-high Control Register Port B Pull-high Control Register Segment Output Port 0 Data Register Segment Output Port 1 Data Register Segment Output Port 1 Control Register Segment Output Port 1 Control Register General Purpose Bank 0 Data Memory (192 Byte) General Purpose Bank 1 Data Memory (192 Byte) General Purpose	: Unused
31H 32H 33H 35H 35H 36H 37H 38H 38H 38H 38H 38H 40H EFH 40H 40H	PWMC PWMC SRC SRD VLCDC PAPHC LCDPC LCDPCC LCDPD LCDPDC	PPD Control Register PWM Control Register Serial Control Register Serial Data Register LCD Bright Control Register Port A Pull-high Control Register Port B Pull-high Control Register Segment Output Port 0 Data Register Segment Output Port 0 Data Register Segment Output Port 1 Data Register Segment Output Port 1 Data Register General Purpose Bank 0 Data Memory (192 Byte) General Purpose Bank 1 Data Memory (192 Byte) General Purpose Bank 1 Data Memory (192 Byte)	: Unused
31H 32H 33H 34H 35H 36H 37H 38H 38H 38H 38H 40H FFH 40H 40H FFH	PWMC PWMC SRC SRD VLCDC PAPHC LCDPC LCDPDC LCDPDC	PPD Control Register PWM Control Register Serial Control Register Serial Data Register LCD Bright Control Register Port A Pull-high Control Register Port B Pull-high Control Register Segment Output Port 0 Data Register Segment Output Port 0 Data Register Segment Output Port 1 Data Register General Purpose Bank 1 Data Memory (192 Byte) General Purpose Bank 11 Data Memory (192 Byte) (192 Byte) (192 Byte)	: Unused
31H 32H 33H 35H 36H 37H 38H 38H 38H 38H 38H 40H FFH 40H FFH 40H FFH	PWMC PWMC SRC SRD VLCDC PAPHC LCDPC LCDPDC LCDPDC	PFD Control Register PWM Control Register PWM Control Register Serial Control Register LCD Bright Control Register Port A Pull-high Control Register Port B Pull-high Control Register Segment Output Port 0 Data Register Segment Output Port 0 Data Register Segment Output Port 1 Data Register Segment Output Port 1 Data Register General Purpose Bank 1 Data Memory (192 Byte) General Purpose Bank 1 Data Memory (192 Byte) General Purpose Bank 1 Data Memory (192 Byte)	: Unused
31H 32H 33H 34H 35H 36H 37H 38H 38H 38H 38H 38H 38H 40H EFH 40H EFH 80H	PWMC PWM SRC SRD VLCDC PAPHC LCDPC LCDPDC LCDPDC	PPD Control Register PWM Control Register PWM Control Register Serial Control Register LCD Bright Control Register Port A Pull-high Control Register Port B Pull-high Control Register Segment Output Port 0 Data Register Segment Output Port 0 Control Register Segment Output Port 1 Data Register Segment Output Port 1 Data Register General Purpose Bank 1 Data Memory (192 Byte) Ganeral Purpose Bank 15 Data Memory (192 Byte) Bank 15 Data Memory Bank	Unused
31H 32H 33H 34H 35H 36H 37H 38H 38H 38H 38H 40H FFH 40H FFH 80H FFH	PWMC PWM SRC SRD VLCDC PAPHC LCDPC LCDPC LCDPDC	PFD Control Register PWM Control Register PWM Control Register Serial Data Register LCD Bright Control Register Port A Pull-high Control Register Port B Pull-high Control Register Segment Output Port 0 Data Register Segment Output Port 0 Data Register Segment Output Port 1 Data Register Segment Output Port 1 Data Register General Purpose Bank 0 Data Memory (192 Byte) General Purpose Bank 11 Data Memory (192 Byte) Bank 15 Data Memory (120 Byte) Bank 15 Data Memory (120 Byte)	: Unused

RAM Mapping

through the memory pointer registers (MP0;01H, eet4U, com MP1;03H).

- Bank 1~11(BP4~PB0=0001B~1011B) The range of RAM starting from 40H to FFH are for general purpose. Only MP1 can deal with the memory of this range.
- Bank 15 (BP4~BP0=1111B)

The range of RAM starts from 80H to FBH (BCH~BFH can't be used). Every bit stands for one dot on the LCD. If the bit is "1", the light of the dot on the LCD will be turned on. If the bit is "0", then it will be turned off. Only MP1 can deal with the memory of this range. The contrast form of RAM location, COMMON, and SEGMENT is as follows.

LCD Driver Output

The maximum output number of the HT23B60 LCD driver is 11×60 . The Common output signal can be selected as 11 com or 10 com and 1/4 or 1/5 bias by mask option. The LCD driver used the voltage of VLCD pin to the power source. To adjust the view angle, the programmer can select the real LCD power by the register 34H. Some of the Segment outputs share pins with keyscan outputs (seg0~15). Whether segment output or keyscan outputs can be determined by software option.

LCD driver output can be enabled or disabled by setting the LCD (bit7 of LCDC; 2DH) without the influence of the related memory condition. Only MP1 can deal with the memory of this range. The contrast form of RAM location, COMMON and SEGMENT is as follows:

Register	Label	Bits	R/W	Function
		0~1	RO	Unused bit, read as "0"
	LVEN	2	RW	To enable/disable the low voltage detection function (0: disable; 1: enable)
	_	3	R	Unused bit, read as "0"
LCDC (2DH)	LVFG	4	RO	1: LBIN pin voltage is less than low voltage detection level 0: LBIN voltage is not less than low voltage detection level
	_	5, 6	R	Unused bit, read as "0"
	LCDON	7	RW	To enable/disable the LCD output (0: disable; 1: enable)

LCDC Register



VLCDC register (34H)

www.DataSheet4U.com

LCD Level	Bit7	Bit6	Bit5	Bit4	
1	0	0	0	0	0.66×VLCD
2	0	0	0	1	0.68×VLCD
3	0	0	1	0	0.70×VLCD
4	0	0	1	1	0.72×VLCD
5	0	1	0	0	0.74×VLCD
6	0	1	0	1	0.77×VLCD
7	0	1	1	0	0.80×VLCD
8	0	1	1	1	0.83×VLCD
9	1	0	0	0	0.86×VLCD
10	1	0	0	1	0.88×VLCD
11	1	0	1	0	0.90×VLCD
12	1	0	1	1	0.92×VLCD
13	1	1	0	0	0.94×VLCD
14	1	1	0	1	0.96×VLCD
15	1	1	1	0	0.98×VLCD
16	1	1	1	1	1.00×VLCD

Note: VLCD=2.4V~5.5V

The range of RAM starts from 80H to FBH

Address	80H	81H	82H	83H	84H	85H	86H B4H	B5H	B6H	B8H	B9H	BAH	BBH
COM0	Bit0												
COM1	Bit1												
COM2	Bit2												
COM3	Bit3												
COM4	Bit4												
COM5	Bit5												
COM6	Bit6												
COM7	Bit7												
Address	C0H	C1H	C2H	СЗН	C4H	C5H	C6H F5H	F6H	F7H	F8H	F9H	FAH	FBH
COM8	Bit0												
COM9	Bit1												
COM10	Bit2												
	SEG0	SEG1	SEG2	SEG3	SEG4	SEG5	SEG6-SEG53	SEG54	SEG55	SEG56	SEG57	SEG58	SEG59

LCD Display Memory: (Bank15)

Note: C0~FB, bit3~7, R=0 BCH~BFH, R=0; FC~FFH, R=0 1: LCD pixels on 0: LCD pixels off



An example of an LCD driving waveform is shown below:

www.DataSheet4U.com

1/11 duty, 1/5 bias



1/10 duty, 1/5 bias





1/11 duty, 1/4 bias

www.DataSheet4U.com



1/10 duty, 1/4 bias





Indirect Addressing Register

Locations 00H and 02H are indirect addressing registers that are not physically implemented. Any read/write operation of [00H] and [02H] access data memory pointed to by MP0 (01H) and MP1 (03H) respectively. Reading location 00H or 02H indirectly returns the result 00H, while writing to it results in no operation.

The data movement function between two indirect addressing registers is not supported. The memory pointer registers MP0 and MP1, are 8-bit registers used to access the data memory by combining corresponding indirect addressing registers, Bank1~Bank11 and Bank15 can use MP1 only.

Accumulator

The accumulator is closely related to ALU operations. It is mapped to location 05H of the data memory and can also operate with immediate data. The data movement between two data memory must pass through the accumulator.

Arithmetic and Logic Unit – ALU

This circuit performs 8-bit arithmetic and logic operation. The ALU provides the following functions:

- Arithmetic operations (ADD, ADC, SUB, SBC, DAA)
- Logic operations (AND, OR, XOR, CPL)
- Rotation (RL, RR, RLC, RRC)
- Increment and Decrement (INC, DEC)
- Branch decision (SZ, SNZ, SIZ, SDZ)

The ALU not only saves the results of a data operation but can also change the status register.

Status Register – STATUS

This 8-bit register (0AH) contains the zero flag (Z), carry flag (C), auxiliary carry flag (AC), overflow flag (OV), power down flag (PDF) and Watchdog time-out flag (TO). It also records the status information and controls the operation sequence.

With the exception of the TO and PDF flags, bits in the eet4U.com status register can be altered by instructions like any other register. Any data written into the status register will not change the TO or PDF flags. In addition, operations related to the status register may give different results from those intended. The TO and PDF flags can only be changed by a system power up, Watchdog Timer overflow, executing the "HALT" instruction and clearing the Watchdog Timer.

The Z, OV, AC and C flags generally reflect the status of the latest operations.

In addition, on entering the interrupt sequence or executing the subroutine call, the status register will not be pushed onto the stack automatically. If the contents of the status register are important and the subroutine can corrupt the status register, the programmer must take precautions to save it properly.

Interrupt

The HT23B60 provides external and a D/A interrupt and internal timer counter interrupts. The interrupt control register (INTC;0BH, INTCH;1EH) contains the interrupt control bits to set the enable/disable and the interrupt request flags.

Once an interrupt subroutine is serviced, all other interrupts will be blocked (by clearing the EMI bit). This scheme may prevent any further interrupt nesting. Other interrupt requests may occur during this interval but only the interrupt request flag is recorded. If a certain interrupt needs servicing within the service routine, the EMI bit and the corresponding INTC bit may be set to allow interrupt nesting. If the stack is full, the interrupt request will not be acknowledged, even if the related interrupt is enabled, until the SP is decremented. If immediate service is desired, the stack must be prevented from becoming full.

All these kinds of interrupt have a wake-up capability. As an interrupt is serviced, a control transfer occurs by pushing the program counter and A14~A13 bits onto the

Register	Labels	Bits	Function
	С	0	C is set if an operation results in a carry during an addition operation or if a borrow does not take place during a subtraction operation; otherwise C is cleared. It is also affected by a rotate through carry instruction.
	AC	1	AC is set if an operation results in a carry out of the low nibbles in addition or no borrow from the high nibble into the low nibble in subtraction; otherwise AC is cleared.
STATUS	Z	2	Z is set if the result of an arithmetic or logical operation is zero; otherwise Z is cleared.
(0AH)	ov	3	OV is set if an operation results in a carry into the highest-order bit but not a carry out of the highest-order bit, or vice versa; otherwise OV is cleared.
	PDF	4	PDF is cleared by either a system power-up or executing the "CLR WDT" instruc- tion. PDF is set by executing the "HALT" instruction.
	то	5	TO is cleared by a system power-up or executing the "CLR WDT" or "HALT" in- struction. TO is set by a WDT time-out.
		6,7	Unused bit, read as "0"



stack and then branching to subroutines at specified locations in the program memory. Only the program counter are pushed and A14~A13 bits onto the stack. If the contents of the register and Status register (STATUS) are altered by the interrupt service program which corrupt the desired control sequence, the contents must be saved first.

External interrupt is triggered by a high to low transition of $\overline{\text{INT}}$ which sets the related interrupt request flag (EIF; bit 4 of INTCO). When the interrupt is enabled, and the stack is not full and the external interrupt is active, a subroutine call to location 04H will occur. The interrupt request flag (EIF) and EMI bits will be cleared to disable other interrupts.

The internal timer counter 0 interrupt is initialized by setting the timer counter 0 interrupt request flag (T0F; bit 5 of INTC0), caused by a timer counter 0 overflow. When the interrupt is enabled, and the stack is not full and the T0F bit is set, a subroutine call to location 08H will occur. The related interrupt request flag (T0F) will be reset and the EMI bit cleared to disable further interrupts.

The timer counter 2 interrupt is operated in the same manner as Timer counter 0. The related interrupt control bits ET2I and T2F of timer counter 2 are bit 3 and bit 6 of INTC0 respectively.

The real time clock interrupt is generated by a 2Hz RTC generator. When the RTC time-out occurs, the interrupt request flag RTCF will be set. When the RTC interrupt is enabled, the stack is not full and the RTCF is set, a sub-routine call to location 14H will occur. The interrupt request flag RTCF and EMI bits will be cleared to disable other interrupts.

The keyscan interrupt is generated by LCD enable function. When the bit7 of the LCDC (2DH) is set "1", for every frame, each have a common signal all of which can generate a single interrupt. And the keyscan function have to be completed in the period of interrupt time. During the execution of an interrupt subroutine, other interbeet4U.com rupt acknowledgments are held until the "RETI" instruction is executed or the EMI bit and the related interrupt control bit are set to 1 (of course, if the stack is not full). To return from the interrupt subroutine, the "RET" or "RETI" instruction may be invoked. RETI will set the EMI bit to enable an interrupt service, but RET will not.

Interrupts occurring in the interval between the rising edges of two consecutive T2 pulses, will be serviced on the latter of the two T2 pulses, if the corresponding interrupts are enabled. In the case of simultaneous requests, the following table shows the priority that is applied. These can be masked by resetting the EMI bit.

Interrupt Source	Priority	Vector
External interrupt	1	04H
Timer counter 0 overflow	2	08H
Timer counter 2 overflow	3	0CH
Keyscan interrupt	4	10H
RTC interrupt	5	14H
PWM D/A interrupt	6	18H

EMI, EEI, ET0I, ET2I, EKSI, ERTCI, EPWMI are used to control the enabling/disabling of interrupts. These bits prevent the requested interrupt from being serviced. Once the interrupt request flags (EIF, T0F, T2F, KSF, RTCF, PWMF) are set by hardware or software, they will remain in the INTC0 or INTC1 registers until the interrupts are serviced or cleared by a software instruction.

It is recommended that application programs do not use CALL subroutines within an interrupt subroutine. Interrupts often occur in an unpredictable manner or need to be serviced immediately in some applications. If only one stack is left and the interrupt enable is not well controlled, once a CALL subroutine, if used in the interrupt subroutine, will corrupt the original control sequence.

Register	Label	Bit No.	Function
	EMI	0	Master (Global) interrupt (1=enable; 0=disable)
	EEI	1	External interrupt (1=enable; 0=disable)
	ET0I	2	Timer counter 0 interrupt (1=enable; 0=disable)
INTC0	ET2I	3	Timer counter 2 interrupt (1=enable; 0=disable)
(0BH)	EIF	4	External interrupt request flag (1=active; 0=inactive)
	TOF	5	Internal timer counter 0 request flag. (1=active; 0=inactive)
	T2F	6	Internal timer counter 2 request flag. (1=active; 0=inactive)
		7	Unused bit, read as "0"



Register	Label	Bit No.	Function www.DataS	heet4
	EKSI	0	Controls the keyscan interrupt. (1=enable; 0=disable)	
	ERTCI	1	Controls the RTC interrupt. (1=enable; 0=disable)	
	EPWMI	2	PWM D/A interrupt (1=enable; 0=disable)	
INTC1		3	Should be set "0" always.	
(1EH)	KSF	4	Keyscan interrupt request flag. (1=active; 0=inactive)	
	RTCF	5	RTC interrupt request flag. (1=active; 0=inactive)	
	PWMF	6	PWM D/A flag (1=enable; 0=disable)	
		7	Should be set "0" always.	

Oscillator Configuration

There are two oscillator circuits in the controller, the external 32768Hz crystal oscillator and internal WDT RC oscillator.

The 32768Hz crystal oscillator and frequency-up conversion circuit (32768Hz to 3.58MHz) are designed for dual system clock source. It is necessary for the frequency conversion circuit to add external RC components to make up the low pass filter that stabilize the output frequency 3.58MHz (see the oscillator circuit).

The WDT RC oscillator is a free running on-chip RC oscillator, and no external components are required. Even if the system enters the Idle mode (the system clock is stopped), the WDT RC oscillator still works within a period of 65μ s~78 μ s. When the WDT is disabled or the WDT source is not this RC oscillator, the WDT RC oscillator will be disabled.



System Oscillator Circuit

Watchdog Timer – WDT

The WDT clock source is implemented by a WDT OSC or external 32768Hz or an instruction clock (system clock divided by 4), determined by mask option. This timer is designed to prevent software malfunction or protect the sequence from jumping to an unknown location with unpredictable results. The Watchdog Timer can be disabled by mask option. If the Watchdog Timer is disabled, all the executions related to the WDT result in no operation.

If the device operates in a noisy environment, using the on-chip WDT OSC or 32768Hz crystal oscillator is strongly recommended.

When the WDT clock source is selected, it will be first divided by 512 (9-stage) to get the nominal time-out period. By invoking the WDT prescaler, longer time-out periods can be realized. Writing data to WS2, WS1, WS0 can give different time-out periods.

The WDT OSC period is $78\mu s$. This time-out period may vary with temperature, VDD and process variations. The WDT OSC always works for any operation mode.

If the instruction clock is selected as the WDT clock source, the WDT operates in the same manner except in the Sleep mode or Idle mode. In these two modes, the WDT stops counting and lose its protecting purpose. In this situation the logic can only be re-started by external logic.

Register	Label	Bits	R/W	Function
WDTS (09H)	WS0 WS1 WS2	0 1 2	RW	Watchdog Timer division ratio selection bits Bit 2, 1, 0=000, Division ratio=1:1 Bit 2, 1, 0=001, Division ratio=1:2 Bit 2, 1, 0=010, Division ratio=1:4 Bit 2, 1, 0=011, Division ratio=1:8 Bit 2, 1, 0=100, Division ratio=1:16 Bit 2, 1, 0=101, Division ratio=1:32 Bit 2, 1, 0=110, Division ratio=1:64 Bit 2, 1, 0=111, Division ratio=1:128
		7~3	RW	Unused bit. These bits are read/write-able.



www.DataSheet4U.com



Watchdog Timer

The high nibble and bit3 of the WDTS are reserved for user defined flags, which can be used to indicate some specified status.

The WDT time-out under Normal mode or Green mode will initialize "chip reset" and set the status bit "TO". But in the Sleep mode or Idle mode, the time-out will initialize a "warm reset" and only the program counter and stack pointer are reset to 0. To clear the WDT contents (including the WDT prescaler), three methods are adopted; external reset (a low level to RES pin), software instruction and "HALT" instruction.

The software instruction include "CLR WDT" and the other set "CLR WDT1" and "CLR WDT2". Of these two types of instruction, only one can be active depending on the mask option "WDT instr". If the "CLR WDT" is selected (i.e. One clear instruction), any execution of the "CLR WDT" instruction will clear the WDT. In the case wherein "CLR WDT1" and "CLR WDT2" are chosen (i.e. two clear instructions), these two instructions must be executed to clear the WDT; otherwise, the WDT may reset the chip as a result of time-out.

Controller Operation Mode

Data bank controllers support two system clocks and four operation modes. The system clock could be 32768Hz or 3.58MHz and the operation mode could be Normal, Green, Sleep or Idle mode. There are all selected by the software.

The following conditions will force the operation mode to change to Green mode:

- Any reset condition from any operation mode
- Any interrupt from Sleep mode or Idle mode
- A falling edge on any pin of Port A from Sleep mode or Idle mode

How to change the Operation Mode

 Normal mode to Green mode: Step 1: Clear MODE1 to 0 After step 1, operation mode is changed to Green mode but the PLLEN status has no change. However, PLLEN can be cleared by software.

Register	Label	Bits	R/W	Function
		4~0	RO	Unused bit, read as "0"
	PLLEN	5	RW	1: Enable the frequency up conversion function to generate 3.58MHz 0: Disable the frequency up conversion function to generate 3.58MHz
(26H)	MODE0	6	RW	0: Enable the 32768Hz oscillator while the "HALT" instruction is executed 1: Disable the 32768Hz oscillator while the "HALT" instruction is executed
	MODE1	7	RW	1: Select 3.58MHz as CPU system clock 0: Select 32768Hz as CPU system clock

Operation Mode Description

HALT Instruction	MODE1	MODE0	PLLEN	Operation Mode	32768Hz	3.58MHz	System Clock
Not Execute	1	Х	1	Normal	ON	ON	3.58MHz
Not Execute	0	Х	0	Green	ON	OFF	32768Hz
Executed	0	0	0	Sleep	ON	OFF	HALT
Executed	0	1	0	Idle	OFF	OFF	HALT

Note: "X" means don't care

• Normal mode or Green mode to Sleep mode: Step 1: Clear MODE0 to 0

Step 2: Execute the "HALT" instruction

After Step 2, the operation mode is changed to Sleep mode, the PLLEN and MODE1 are cleared to 0 by hardware.

Normal mode or Green mode to Idle mode:

Step 1: Set MODE0 to 1

Step 2: Execute the "HALT" instruction

After Step 2, the operation mode is changed to Idle mode, the PLLEN and MODE1 are cleared to 0 by hardware.

Green mode to Normal mode:

Step 1: Set PLLEN to 1

Step 2*: Software delay 2ms at least

Step 3: Set MODE1 to 1

After Step 3, operation mode is changed to Normal mode.

Note: * Must delay 20ms at least, if you want to use stable clock source



• Sleep mode or Idle mode to Green mode: Method 1: Any reset condition occurred Method 2: Any interrupt is active

Method 3: A falling edge on any pin of Port A

After any source of the above descriptions, operation mode is changed to Green mode.

The reset conditions include power on reset, external reset, WDT time-out reset. By examining the processor status flags, PDF and TO, the program can distinguish between different "reset conditions". Refer to the Reset function for detailed description.

A falling edge on port A and interrupt can be considered as a continuation of normal execution. Each bit in port A can be independently selected to wake-up the device by ee14U.com mask option. Awakening from Port A stimulus, the program will resume execution of the next instruction.

The interrupts from the Sleep mode or Idle mode may cause two sequences to occur in the controller. One is if the related interrupt is disabled or the interrupt is enabled but the stack is full, the program will resume execution at the next instruction. The other is if the interrupt is enabled and the stack is not full, the regular interrupt response takes place. It is necessary to mention that if an interrupt request flag is set to "1" before entering the Sleep mode or Idle mode, the wake-up function of the related interrupt will be disabled.

Once Idle mode wake-up event occurs, it will take 1024 system clock period or SST delay time to resume to Green mode. In this case, a dummy period is inserted after a wake-up. If the wake-up results from an interrupt acknowledge signal, the actual interrupt subroutine execution will be delayed by one or more cycles. If the wake-up results in the next instruction execution, this will be executed immediately after the dummy period is completed.

To minimize power consumption, all the I/O pins should be carefully managed before entering the Sleep mode or Idle mode.

The Sleep mode or Idle mode is initialized by the "HALT" instruction and results in the following.

- The system clock will be turned off
- The WDT function will be disabled if the WDT clock source is the instruction clock
- The WDT function will be disabled if the WDT clock source is the 32768Hz in Idle mode
- The WDT will still function if the WDT clock source is the WDT OSC
- If the WDT function is still enabled, the WDT counter and WDT prescaler will be cleared and recounted again
- The contents of the on chip RAM and registers remain unchanged
- All the I/O ports maintain their original status
- The PDF flag is set and the TO flag is cleared by hardware.



Reset

There are three ways in which a reset can occur.

- Power on reset
- A low pulse onto RES pin
- time-out

After these reset conditions, the Program Counter and Stack Pointer will be cleared to 0.





Reset Configuration



Reset Timing Chart

To guarantee that the system oscillator is started and eet4U.com stabilized, the System Start-up Timer or SST provides an extra-delay of 1024 system clock pulses when the system is reset or awakes from the Sleep or Idle operation mode.

By examining the processor status flags PD and TO, the software program can distinguish between the different "chip resets".

то	PD	Reset Condition
0	0	Power on reset
u	u	External reset during Normal mode or Green mode
0	1	External reset during Sleep mode or Idle mode
1	u	WDT time-out during Normal mode or Green mode
1	1	WDT time-out during Sleep mode or Idle mode

Note: "u" stands for "unchanged"

	The	functional	unit	chip	reset	status	are	shown	below
--	-----	------------	------	------	-------	--------	-----	-------	-------

Program Counter	000H
Interrupt	Disabled
Prescaler	Cleared
WDT	Cleared After a master reset, WDT begins counting (if the WDT function is en- abled by mask option)
Timer Counter 2	Off
Input/output Port	Input mode
Stack Pointer	Points to the top of the stack
LCD Display	Disable



When the reset conditions occurred, some registers may be changed or unchanged.

www.DataSheet4U.com

				Reset Conditions			
Register	Addr.	Power On	RES Pin	RES Pin (Sleep/Idle)	WDT	WDT (Sleep/Idle)	
IAR0	00H	XXXX XXXX	นนนน นนนน	uuuu uuuu	นนนน นนนน	นนนน นนนน	
MP0	01H	XXXX XXXX	นนนน นนนน	uuuu uuuu	սսսս սսսս	นนนน นนนน	
IAR1	02H	XXXX XXXX	นนนน นนนน	uuuu uuuu	սսսս սսսս	นนนน นนนน	
MP1	03H	XXXX XXXX	นนนน นนนน	นนนน นนนน	นนนน นนนน	นนนน นนนน	
BP	04H	0000 0000	0000 0000	0000 0000	0000 0000	นนนน นนนน	
ACC	05H	XXXX XXXX	นนนน นนนน	นนนน นนนน	นนนน นนนน	นนนน นนนน	
PCL	06H	0000H	0000H	0000H	0000H	0000H	
TBLP	07H	XXXX XXXX	นนนน นนนน	นนนน นนนน	นนนน นนนน	นนนน นนนน	
TBLH	08H	xxxx xxxx	นนนน นนนน	นนนน นนนน	นนนน นนนน	uuuu uuuu	
WDTS	09H	0000 0111	0000 0111	0000 0111	0000 0111	uuuu uuuu	
STATUS	0AH	00 xxxx	uu uuuu	01 uuuu	1u uuuu	11 uuuu	
INTC0	0BH	0000 0000	0000 0000	0000 0000	0000 0000	Ouuu uuuu	
TMR0H	0CH	xxxx xxxx	นนนน นนนน	นนนน นนนน	սսսս սսսս	นนนน นนนน	
TMR0L	0DH	XXXX XXXX	นนนน นนนน	นนนน นนนน	սսսս սսսս	นนนน นนนน	
TMR0C	0EH	0000 1000	0000 1000	0000 1000	0000 1000	uu0u u000	
PA	12H	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน	
PAC	13H	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน	
PB	14H	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน	
PBC	15H	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน	
INTC1	1EH	0000 -000	0000 -000	0000 -000	-000 -000	Ouuu Ouuu	
TBHP	1FH	XXXX XXXX	นนนน นนนน	นนนน นนนน	นนนน นนนน	นนนน นนนน	
RTC	24H	0000 0000	u0u0 0000	u0u0 0000	u0u0 0000	u0u0 0000	
OPMODE	26H	0100 0000	01u0 0000	01u0 0000	01u0 0000	01u0 0000	
TMR2H	2AH	xxxx xxxx	นนนน นนนน	นนนน นนนน	นนนน นนนน	uuuu uuuu	
TMR2L	2BH	xxxx xxxx	นนนน นนนน	นนนน นนนน	นนนน นนนน	uuuu uuuu	
TMR2C	2CH	0000 1000	0000 1000	0000 1000	0000 1000	uu0u u000	
LCDC	2DH	0000 0000	0000 0000	0000 0000	0000 0000	u00u 0u00	
PFDC	2FH	0000 0000	0000 0000	0000 0000	0000 0000	uuuu uu00	
PWMC	30H	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน	
PWM	31H	XXXX XXXX	นนนน นนนน	นนนน นนนน	นนนน นนนน	นนนน นนนน	
SRC	32H	0001 0000	0001 0000	0001 0000	0001 0000	นนนน นนนน	
SRD	33H	0000 0000	0000 0000	0000 0000	0000 0000	uuuu uuuu	
VLCD	34H	0000 0000	0000 0000	0000 0000	0000 0000	uuuu 0000	
PAPHC	35H	1111 1111	1111 1111	1111 1111	1111 1111	00uu uuuu	
PBPHC	36H	0011 1111	0011 1111	0011 1111	0011 1111	นนนน นนนน	
LCDPC	37H	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน	
LCDPCC	38H	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน	
LCDPD	39H	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน	
LCDPDC	3AH	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน	
RAM (Data	&LCD)	х	u	u	u	u	

Note: "u" stands for "unchanged"

"x" stands for "unknown"

"-" stands for "unused"

Timer 0



The timer 0 contains 16-bit programmable count-up counters and the clock source come from the system clock divided by 4.

There are three registers related to the timer counter 0; TMR0H (0CH), TMR0L (0DH), TMR0C(0EH). Writing TMR0L only writes the data into a low byte buffer, and writing TMR0H will simultaneously write the data and the contents of the low byte buffer into the timer 0 preload register (16-bit). The Timer 0 preload register is changed by writing TMR0H operations and writing TMR0L will keep the Timer 0 preload register unchanged.

Reading TMR0H will also latch the TMR0L into the low byte buffer to avoid any false timing problem. Reading TMR0L returns the contents of the low byte buffer. In this case, the low byte of the timer counter 0 cannot be read directly. It must read the TMR0H first to make the low byte contents of the Timer 0 be latched into the buffer.

The TMR0C is the Timer 0 control register, which defines the Timer 0 options. The timer counter control registers define the operating mode, counting enable or disable and active edge. If the timer counter starts counting, it will count from the eet4U.com current contents in the timer counter to FFFFH. Once an overflow occurs, the counter is reloaded from the timer counter preload register and at the same time generates the corresponding interrupt request flag (T0F; bit of the INTC0).

To enable the counting operation, the Timer ON bit (TON; bit 4 of the TMR0C) should be set to 1. The overflow of the timer counter is one of the wake-up sources. No matter what the operation mode is, writing a 0 to ET0I can disable the corresponding interrupt service.

In the case of timer counter OFF condition, writing data to the timer counter preload register will also reload that data to the timer counter. But if the timer counter is turned on, data written to the timer counter will only be kept in the timer counter preload register. The timer counter will still operate until overflow occurs.

When the timer counter (reading TMR0H) is read, the clock will be blocked to avoid errors. As this may result in a counting error, this must be taken into consideration by the programmer.

Timer 2

The Timer 2 contains 16-bit programmable count-up counters whose clock may come from the 32768 Hz oscillator or the clock source come from the system clock divided by 4.

There are three registers related to the timer counter 2; TMR2H (2AH), TMR2L (2BH), TMR2C(2CH). Writing TMR2L only writes the data into a low byte buffer, and writing TMR2H will simultaneously write the data and the contents of the low byte buffer into the timer 2 preload register (16-bit). The timer 2 preload register is changed by writing TMR2H operations and writing

Register	Label	Bits	R/W	Function
		0~2	RO	Unused bit, read as "0"
	_	3	_	Unused bit, read as "0"
TMR0C	TON	4	RW	Enable/disable the timer counting (0=disabled; 1=enabled)
(0EH)		5	_	Unused bit, read as "0"
	TM0 TM1	6 7	RW	Fixed bit 7, 6=10, internal timer mode

Register	Label	Bits	R/W	Function
	_	0~3	_	Unused bit, read as "0"
TMDDO	TON	4	RW	Enable/disable the timer counting (0=disabled; 1=enabled)
(2AH)	(2AH)	5	_	Unused bit, read as "0"
	TM0 TM1	6 7	RW	Fixed bit 7, 6=10, internal timer mode



TMR2L will keep the timer 2 preload register unchanged.

Reading TMR2H will also latch the TMR2L into the low byte buffer to avoid any false timing problem. Reading TMR2L returns the contents of the low byte buffer. In other words, the low byte of the timer counter 2 cannot be read directly. It must read the TMR2H first to make the low byte contents of Timer 2 be latched into the buffer.

The TMR2C is the Timer 2 control register, which defines the Timer 2 options. The timer counter control registers define the operating mode, counting enable or disable and active edge.

If the timer counter starts counting, it will count from the current contents in the timer counter to FFFFH. Once an overflow occurs, the counter is reloaded from the timer counter preload register and generates the corresponding interrupt request flag (T2F; bit of INTC0) at the same time.

To enable the counting operation, the Timer ON bit (TON; bit 4 of TMR2C) should be set to 1. The overflow of the timer counter is one of the wake-up sources! Notee14U.com matter what the operation mode is, writing a 0 to ET0I can disable the corresponding interrupt service.

In the case of timer counter OFF condition, writing data to the timer counter preload register will also reload that data to the timer counter. But if the timer counter is turned on, data written to the timer counter will only be kept in the timer counter preload register. The timer counter will still operate until overflow occurs.

When the timer counter (reading TMR1H) is read, the clock will be blocked to avoid errors. As this may result in a counting error, this must be taken into consideration by the programmer.

The Timer 2 can also be used as PFD output by setting PWM1 and PWM2 to be PFD and PFDB output respectively by 2FH.7 and 2FH.6. When the PFD/PFDB function is selected, setting 2FH.4/2FH.5 to "1" will enable the PFD/PFDB output and setting 2FH.4/2FH.5 to "0" will disable the PFD/PFDB output.

PFDC

Register	Label	Bits	R/W	Function
	_	2~0	R	Unused bit, read as "0"
	TIM2	3	RW	1: The timer 2 frequency source is 3.58MHz/4 0: The timer 2 frequency source is 32768Hz
REDC	PFDB	4	RW	1: Enable PFDB 0: Disable PFDB
(2FH)	PFD	5	RW	1: Enable PFD 0: Disable PFD
	PFDB/PWM1	6	RW	1: Enable PFDB 0: Enable PWM1
	PFD/PWM2	7	RW	1: Enable PFD 0: Enable PWM2





www.DataSheet4U.com

RTC & WDT & LCD Clock

RTC function

Register	Label	Bits	R/W	Function
RTC	_	6,4 ~0	RO	Unused bit, read as "0"
(24H)	RTCEN	5	RW	Enable/disable the RTC counting (0: disable; 1: enable)
	RTCSET	7	RW	RTC time-out flag (1: active; 0: inactive)

The real time clock (RTC) is used to supply a regular internal interrupt. Its time-out period is 2Hz. If the RTC time-out occurs, the interrupt request flag RTCF and the RTCSET flag will be set to 1. The interrupt vector for the RTC is 14H. When the interrupt subroutine is serviced, the interrupt request flag (RTCF) will be cleared to 0, but the flag RTCSET maintain its original value. If RTC is time-out, the flag RTCSET and RTCF will be set to 1. The flag RTCSET can be cleared to 0 by software.



Input/Output Ports

There are 14 bidirectional input/output lines in the HT23B60, labeled PA and PB, which are mapped to the data memory of [12H], [14H], respectively. All these I/O ports can be used for input and output operations. For input operation, these ports are non-latching, that is, the inputs must be ready at the T2 rising edge of instruction MOV A,[m] (m=12H, 14H). For output operation, all data is latched and remains unchanged until the output latch is rewritten. Each I/O line has its own control register (PAC, PBC) to control the input/output configuration. With this control register, CMOS output or Schmitt trigger input with or without pull-high resistor (software option 35H, 36H) structures can be reconfigured

dynamically under software control. To function as an input, the corresponding latch of the control register must be written a "1". The pull-high resistance will exhibit automatically if the pull-high option is selected. The input source also depends on the control register. If the control register bit is "1", the input will read the pad state. If the control register bit is "0", the contents of the latches will move to the internal bus. The latter is possible in "read-modify-write" instruction. For output function, CMOS is the only configuration. These control registers are mapped to locations 13H, 15H. After a chip reset, these input/output lines remain at high levels or floating (mask option). Each bit of these input/output latches can be set or cleared by the "SET [m].i" or "CLR [m].i" (m=12H, 14H) instruction. Some instructions first input data and then follow the output operations. For example, the "SET [m].i", "CLR [m].i", "CPL [m]" and "CPLA [m]" instructions read the entire port states into the CPU, execute the defined operations (bit-operation), and then write the results back to the latches or the accumulator. Each line of port A has the capability to wake-up the device. Port B are share pad, each pin function are defined by mask option, when the PB3 be used as a normal I/O port, INT function must be disable. (Set [0BH].4 to "0"). The PB2, PB1 and PB0 share with serial data input, serial data output and serial clock. If the serial function is selected, the related I/O register (PB) cannot be used as general purpose register. Reading the register will result to an unknown state.



Rev. 1.10

24



Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	www.BitoataSt	neet4U.
1: pull-high	1: pull-high	1: pull-high	1: pull-high	1: pull-high	1: pull-high	1: pull-high	1: pull-high	
0: No pull	0: No pull	0: No pull	0: No pull	0: No pull	0: No pull	0: No pull	0: No pull	
PA Pull-High Resistor								

Bit7~Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Unused bit	1: pull-high					
	0: No pull					

PB Pull-High Resistor

PWM Interface

The HT23B60 provides an 8 bit (bit 7 is a sign bit) PWM D/A interface, which is good for speech synthesis. The user can record or synthesize the sound and digitize it into the program ROM. This sound could be played back in sequence of the functions as designed by the internal program ROM. There are several algorithms that can be used in the HT23B60, namely, PCM, μ _LAW, DPCM, ADPCM...etc.

The PWM circuit consists of seven counters. When initialized, QB goes high and when an overflow occurs, QB goes low. When the PWM controller bits 0 of the 30H are set as "0", each of the 128 clock will initialize the counter and load the value that come from PWM data buffer to counter. The PWM modulation can be controlled by using a different value of the PWM data buffer. A single bit can control the signal changes from the PWM1 or PWM2 output. The PWM clock source comes from the system clock divided by a 3-bit prescaler. Setting data to P0, P1 and P2 (bit3, 4, 5 of 30H) can yield various clock sources. Setting PWM controller bits D0, D1 (bit6, 7 of 30H) can control the interrupt as to how many times the counter overflows.

BZ/SP	6/7 Bit	F1	F2 (Sampling Rate)	Device
0	0	F0	F0/64	32 speakers
0	1	F0	F0/128	32 speakers
1	0	F0	F0/64	Buzzer/ 8 speakers
1	1	F0	F0/128	Buzzer/ 8 speakers

Note: F1: for PWM modulation clock and F2 for sampling clock

F0: system/[n+1], n=0~7 (n: 3 bits preload counter)

"X" stands for don't care

On the sampling rate table, we can easily see that the sampling rate is dependent on the system clock. If start bit of the 30H.0 is set as "1", the PWM2 and PWM1 will output a GND level voltage.

Label	Bits		Function				
PWM Dis/En	0	En 0: 6	Enable/disable PWM output 0: enable; 1: disable				
BZ/SP	1	Ou 1: I	Output driver select 1: buzzer; 0: speaker				
6/7 Bits	2	PV 1: 1	PWM counter bit select 1: 7 bits; 0: 6 bits				
P0~P2	3~5	3 b Bit	3 bits preload counter Bit5~3: 000B~111B (0~7); Bit3: LSB				
D0, D1	6, 7	PWMI					
D1			D0	PWM Interrupt			

0	0	1
0	1	2
1	0	4
1	1	8

	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
7-bit	D7	D6	D5	D4	D3	D2	D1	D0
6-bit	D7	D6	D5	D4	D3	D2	D1	Х

Note: "X" stands for don't care

Bit7: Sign bit



www.DataSheet4U.com

F0 Start Bit Latch F1 F2 One Sampling Time





30H.1=0 Speaker



30H.1=1 Buzzer



www.DataSheet4U.com

Serial Interface Protocol (SPI)

3 wire SPI format, support 32KBytes/64KBytes /128K.Bytes/256KBytes

Rising edge latch data, falling edge output data

Serial RAM Control Register

Register	Label	Bits	Function
		0	Unused bit, read as "0"
	Busy	1	0: The data register is full (readable) or empty (writeable) (Default=0) 1: Serial RAM interface is busy, cannot write/read the data register
		2	Unused bit, read as "0"
SPC	Sread	3	1: Series read; 0: step read
(32H)	W/R	4	W/R=0: read mode; To read data from the external serial RAM W/R=1: write mode; To write data to the external serial RAM
	SMODE 5		SPI mode setting 0: Mode 0; 1: Mode 3
	Sclk0	6	Serial RAM interface clock, Default=0
	Sclk1	7	Serial RAM interface clock, Default=0
Sclk1	S	clk0	Serial RAM interface clock selector
0		0	Serial RAM interface clock=system clock/2
0		1	Serial RAM interface clock=system clock/4
1		1	Serial RAM interface clock=system clock/8
1		1	Serial RAM interface clock=system clock/16

• Data are read from or written to the Data Register which is transmitted through the Serial RAM interface

• After the next 8-bit data are written to, it is transmitted to the 8 Serial RAM interface clock

• Within the 8 serial RAM interface clock, while transmission occurs the busy flag goes 1, after which, when the transmission is completed, the busy flag goes 0

Serial RAM Data Register

Address	Register	7	6	5	4	3	2	1	0	R/W	Default
33H	SRD	D7	D6	D5	D4	D3	D2	D1	D0	R/W	00000000 (1sb)

SPI Interface Information

• SPI interface connection



Note: Controller (master): DO/DI/SCK is SPI interface pin, PXn~PXm are generic I/O port. Memory (slave): SI/SO/SCK is SPI interface pin, CS is chip select.



SPI register description

www.DataSheet4U.com

The SPI is used two register, one is data register, the other one is control register. And for the data register is used for data transfer/receiver register, the control register is used to control and display the status of the SPI.

Control Register Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
	SCK Setting	SCK Setting	SPI Mode Setting	Read/writ e Mode Setting	SPI Series Read	Reserved	SPI busy	Reserved
	B7,B6=0,0 B7,B6=0,1 B7,B6=1,0 B7,B6=1,1 6	→SCK=f _{SYS} /2 →SCK=f _{SYS} /4 →SCK=f _{SYS} /8 →SCK=f _{SYS} /1	B5=1 →Mode3 B5=0 →Mode0	B4=1 →Write B4=0 →Read	B3=1 →Series read B3=0 →Step read	RO="0"	B1=1 →Busy, data serial Out. B1=0 →Ready, can access data.	RO="0"

Note: The SPI mode0 & mode3 is changed by software option.

• Write data into memory (write mode) timing chart (Mode 0)



Symbol	Parameter	Min.	Тур.	Max.	Unit
t _{CSS}	CS Setup Time	0		_	ns
t _{SU}	Data in Setup Time		1 2 SCK		
t _{HO}	Data in HOLD Time		1 2 SCK		

• The following will show how to write data to memory by the way of the flowchart



Note: After to write the data register, the serial out is executed automatically, and the busy bit of the SPI will be set to "1", when the serial out is completed, the busy bit of the SPI will be set to "0", and can be readable/writeable in this moment.





Symbol	Parameter	Min.	тур.	wax.	Unit
t _{CSS}	CS Setup Time	0			ns
t _{SU}	Data in Setup Time		1 2 SCK		
t _{HO}	Data in HOLD Time		1 2 SCK		

• The following will show how to read data from memory by the way of the flowchart



Low Voltage Detected

The Controller provides a circuit that detects the VLCD pin voltage level. To enable this detection function, the LVEN should be written as 1. Once this function is enabled, the detection circuit needs 100μ s to be stable. After that, user could read the result from the LVFG. The low voltage detect function will consume power. For power saving, write 0 to LVEN if the low voltage detection function is unnecessary.

The tolerance value for the 3 Conditions (Min, Typ. Max) are within 5%.



www.DataSheet4U.com

Keyscan



For every Frame, each have a Common signal, all of which can generate a single interrupt. The Scan Key performs the following:

- The keyscan loop with 32kHz system frequency
- The keyscan loop executes every 2 keyscan Int,.
- After an Interrupt occurs, clear LCD segment output port
- Turn on the PA Port's Pull-hi resistance
- Turn on the LCD segment output port.
- Use the LCD segment Output port and input port PA to implement the Key Scan
- Take the Scan value and store into the Memory
- Turn off the LCD segment output port transition to LCD segment output.
- Turn off the PA pull-hi
- Return to the main routine and change system frequency
- The keyscan function have to be completed in the period of interrupt time.
- The keyscan function is generated by common signal. When the LCD function is enable, the keyscan function can be used.



Example:

;*keyscan loop executes every 2 keyscan Int.

clr	Icdpc	;clear LCD output (seg0~seg7)
clr	Icdpd	;clear LCD output (seg8~seg15)
set	paphc	;enable PA Pull-hi
clr	Icdpcc	;seg0~seg7 output port
mov	a,pa	;write PA to ACC
set	Icdpcc	;turn on seg0~seg7
clr	paphc	;disable PA Pull-hi
cpla	acc	;complement ACC
sz	acc	;check if stroke down
jmp	speed_up	;then change from Normal mode to Green mode
set clr mov set clr cpla sz jmp reti	paphc lcdpdc a,pa lcdpdc paphc acc acc speed_up	;enable PA Pull-hi ;seg8~seg15 output port ;write PA to ACC ;turn on seg8~seg15 ;disable PA Pull-hi ;complement ACC ;check if stroke down ;then change from Normal mode to Green mode

LCD output control (38H)

Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
1: seg7	1: seg6	1: seg5	1: seg4	1: seg3	1: seg2	1: seg1	1: seg0
0: output							

LCD output (37H)

Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0 (Seg0)
D7	D6	D5	D4	D3	D2	D1	D0

LCD output control (3AH)

Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
1: seg15	1: seg14	1: seg13	1: seg12	1: seg11	1: seg10	1: seg9	1: seg8
0: output							

LCD output (39H)

Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0 (Seg8)
D7	D2	D5	D4	D3	D2	D1	D7

www.DataSheet4U.com



Mask Option

www.DataSheet4U.com

The following table shows many kinds of mask option in the Databank Controller. All these options should be defined in order to ensure prober system functions

Name	Mask Option
WDT	WDT source selection RC→Select the WDT OSC to be the WDT source T1→Select the instruction clock to be the WDT source 32kHz→Select the external 32768Hz to be the WDT source Disable→Disable the WDT function
WDTinstr	This option defines how to clear the WDT by instruction One clear instruction→The "CLR WDT" can clear the WDT Two clear instructions→Only when both of the "CLR WDT1" and "CLR WDT2" have been executed, then the WDT can be cleared
HALT option	HALT function selection Defines the HALT function either disabled or enabled
Wake-up PA	Port A wake-up selection. Defines the wake-up function activity All port A have the capability to wake-up the chip from HALT This wake-up function is selected per bit
LCD bias register selection	This option describes the LCD bias current. There are three types of selection *_Selectable as small, middle or large current Small current: 660K Middle current: 330K Large current: 66K
PB0~2 share pad option	Defines the pad "PB0~PB2" whether normal I/O pad or serial RAM interface pad
LCD duty option	Defines the LCD duty whether 1/10 or 1/11 duty
LCD bias option	Defines the LCD bias whether 1/4 or 1/5 bias
PB3 share pad option	Defines the pad "PB3" whether INT interrupt input pad or normal I/O pad



www.DataSheet4U.com

Application Circuits





www.DataSheet4U.com

Instruction Set Summary

Mnemonic	Description	Instruction Cycle	Flag Affected
Arithmetic			
ADD A,[m] ADDM A,[m] ADD A,x ADC A,[m] ADCM A,[m] SUB A,x SUB A,[m] SUBM A,[m] SBC A,[m] SBCM A,[m] DAA [m]	Add data memory to ACC Add ACC to data memory Add immediate data to ACC Add data memory to ACC with carry Add ACC to data memory with carry Subtract immediate data from ACC Subtract data memory from ACC with result in data memory Subtract data memory from ACC with carry Subtract data memory from ACC with carry Subtract data memory from ACC with carry Decimal adjust ACC for addition with result in data memory	$ \begin{array}{c} 1\\ 1^{(1)}\\ 1\\ 1^{(1)}\\ 1\\ 1^{(1)}\\ 1\\ 1^{(1)}\\ 1^{(1)}\\ 1^{(1)} \end{array} $	Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV C
Logic Operation	on		
AND A,[m] OR A,[m] XOR A,[m] ANDM A,[m] ORM A,[m] XORM A,[m] AND A,x OR A,x XOR A,x CPL [m] CPLA [m]	AND data memory to ACC OR data memory to ACC Exclusive-OR data memory to ACC AND ACC to data memory OR ACC to data memory Exclusive-OR ACC to data memory AND immediate data to ACC OR immediate data to ACC Exclusive-OR immediate data to ACC Complement data memory Complement data memory with result in ACC	1 1 1 ⁽¹⁾ 1 ⁽¹⁾ 1 1 1 1 1	Z Z Z Z Z Z Z Z Z Z Z
Increment & D	Decrement		
INCA [m] INC [m] DECA [m] DEC [m]	Increment data memory with result in ACC Increment data memory Decrement data memory with result in ACC Decrement data memory	1 1 ⁽¹⁾ 1 1 ⁽¹⁾	Z Z Z Z
Rotate			
RRA [m] RR [m] RRCA [m] RRC [m] RLA [m] RLCA [m] RLCA [m] RLC [m]	Rotate data memory right with result in ACC Rotate data memory right Rotate data memory right through carry with result in ACC Rotate data memory right through carry Rotate data memory left with result in ACC Rotate data memory left Rotate data memory left Rotate data memory left through carry with result in ACC Rotate data memory left through carry	$ \begin{array}{c} 1 \\ 1^{(1)} \\ 1 \\ 1^{(1)} \\ 1 \\ 1^{(1)} \\ 1 \\ 1^{(1)} \\ 1 \end{array} $	None C C None None C C
Data Move			
MOV A,[m] MOV [m],A MOV A,x	Move data memory to ACC Move ACC to data memory Move immediate data to ACC	1 1 ⁽¹⁾ 1	None None None
Bit Operation		(4)	
CLR [m].i SET [m].i	Clear bit of data memory Set bit of data memory	1 ⁽¹⁾ 1 ⁽¹⁾	None None



Mnemonic	Description	Instruction Cycle	Flag Affected
Branch			
JMP addr	Jump unconditionally	2	None
SZ [m]	Skip if data memory is zero	1 ⁽²⁾	None
SZA [m]	Skip if data memory is zero with data movement to ACC	1 ⁽²⁾	None
SZ [m].i	Skip if bit i of data memory is zero	1 ⁽²⁾	None
SNZ [m].i	Skip if bit i of data memory is not zero	1 ⁽²⁾	None
SIZ [m]	Skip if increment data memory is zero	1 ⁽³⁾	None
SDZ [m]	Skip if decrement data memory is zero	1 ⁽³⁾	None
SIZA [m]	Skip if increment data memory is zero with result in ACC	1 ⁽²⁾	None
SDZA [m]	Skip if decrement data memory is zero with result in ACC	1 ⁽²⁾	None
CALL addr	Subroutine call	2	None
RET	Return from subroutine	2	None
RET A,x	Return from subroutine and load immediate data to ACC	2	None
RETI	Return from interrupt	2	None
Table Read			
TABRDC [m]	Read ROM code (current page) to data memory and TBLH	2 ⁽¹⁾	None
TABRDL [m]	Read ROM code (last page) to data memory and TBLH	2 ⁽¹⁾	None
Miscellaneous	5		
NOP	No operation	1	None
CLR [m]	Clear data memory	1 ⁽¹⁾	None
SET [m]	Set data memory	1 ⁽¹⁾	None
CLR WDT	Clear Watchdog Timer	1	TO,PDF
CLR WDT1	Pre-clear Watchdog Timer	1	TO ⁽⁴⁾ ,PDF ⁽⁴⁾
CLR WDT2	Pre-clear Watchdog Timer	1	TO ⁽⁴⁾ ,PDF ⁽⁴⁾
SWAP [m]	Swap nibbles of data memory	1 ⁽¹⁾	None
SWAPA [m]	Swap nibbles of data memory with result in ACC	1	None
HALT	Enter power down mode	1	TO,PDF

- Note: x: Immediate data
 - m: Data memory address
 - A: Accumulator
 - i: 0~7 number of bits
 - addr: Program memory address
 - \checkmark : Flag is affected
 - -: Flag is not affected
 - ⁽¹⁾: If a loading to the PCL register occurs, the execution cycle of instructions will be delayed for one more cycle (four system clocks).
 - ⁽²⁾: If a skipping to the next instruction occurs, the execution cycle of instructions will be delayed for one more cycle (four system clocks). Otherwise the original instruction cycle is unchanged.
 - $^{(3)}$: $^{(1)}$ and $^{(2)}$
 - ⁽⁴⁾: The flags may be affected by the execution status. If the Watchdog Timer is cleared by executing the "CLR WDT1" or "CLR WDT2" instruction, the TO and PDF are cleared. Otherwise the TO and PDF flags remain unchanged.



Instruction Definition

www.DataSheet4U.com

Description	The conte multaneo	ents of the usly, leavir	specified on specified on specified of specified of sp	lata memo It in the ac	ory, accum ccumulator	ulator and t	the carry flag a
Operation	$ACC \leftarrow A$	\CC+[m]+C	;				
Affected flag(s)							
	ТО	PDF	OV	Z	AC	С	
		_	\checkmark	\checkmark		\checkmark	
ADCM A,[m]	Add the a	accumulato	r and carry	to data n	nemory		
Description	The conte multaneo	ents of the usly, leavir	specified on specified on specified of specified of sp	lata memo It in the sp	ory, accum	ulator and ta memory.	the carry flag a
Operation	$[m] \leftarrow AC$	C+[m]+C					
Affected flag(s)							
- · ·	ТО	PDF	OV	Z	AC	С	
		_	\checkmark	\checkmark	\checkmark		
ADD A,[m]	Add data	memory to	the accun	nulator			
Description	The conte stored in	ents of the	specified d	ata memo	ory and the	e accumulat	tor are added.
Operation	ACC ← A	ACC+[m]					
Affected flag(s)	100 ()						
	ТО	PDF	OV	7	AC	С	
			√	√	√	√	
	Add imm	- ediate data	to the acc	umulator			
		sulate uata		unnulator			la di la sulta a disa
ADD A,x Description	The conte	ents of the a	accumulato	or and the	specified o	lata are ado	led, leaving the
ADD A,x Description	The conte accumula	ents of the a ator.	accumulato	or and the	specified o	lata are ado	ied, leaving the
ADD A,x Description Operation	The content accumula $ACC \leftarrow A$	ents of the a ator. vCC+x	accumulato	or and the	specified o	lata are ado	ied, leaving the
ADD A,x Description Operation Affected flag(s)	The content accumula $ACC \leftarrow A$	ents of the a ator. ACC+x		or and the	specified o	data are ado	ied, ieaving the
ADD A,x Description Operation Affected flag(s)	The content accumula ACC \leftarrow A	ents of the a ator. ACC+x PDF	OV	pr and the	AC	data are ado	ied, ieaving the
ADD A,x Description Operation Affected flag(s)	The content accumula $ACC \leftarrow A$	ents of the a ator. \CC+x PDF	oV √	r = r = r = r	specified o AC √	lata are ado C √	ied, ieaving the
ADD A,x Description Operation Affected flag(s) ADDM A,[m]	The conte accumula ACC ← A TO 	ents of the a ator. \CC+x PDF 	OV √ r to the dat	z	specified o AC √	data are ado	ied, ieaving the
ADD A,x Description Operation Affected flag(s) ADDM A,[m] Description	The conte accumula ACC ← A TO 	PDF PDF Inccumulato ents of the the data m	OV √ r to the dat specified c emory.	Z √ a memor	AC √ v pry and the	Lata are ado C √	ied, leaving the
ADD A,x Description Operation Affected flag(s) ADDM A,[m] Description Operation	The content of the c	PDF PDF Accumulato ents of the the data m ;C+[m]	OV √ r to the dat specified c emory.	z a memory lata memory	AC √ v pry and the	data are ado C √	ied, leaving the
ADD A,x Description Operation Affected flag(s) ADDM A,[m] Description Operation Affected flag(s)	The content of the c	PDF PDF accumulato ents of the the data m :C+[m]	OV √ r to the dat specified c emory.	Z √ a memor lata memor	AC √ √ bry and the	data are ado C √	ied, leaving the
ADD A,x Description Operation Affected flag(s) ADDM A,[m] Description Operation Affected flag(s)	The content of accumula $ACC \leftarrow A$ TO TO Add the a The content of accumula TO The content of accumula T of accumula	PDF CC+m CC+m PDF Cccumulato Cc+m Cc+m PDF Cc+m PDF	OV √ r to the dat specified c emory.	Z √ a memory lata memory Z	AC √ ory and the AC	data are ado C √ e accumulat C	ied, leaving the

	$\langle D \rangle$
HULIER	

		ND accum	ulator with	n data mor	norv		www.DataSheet411.com
Description	Data in th		ator and th		data mor	nory perfo	
Description	eration. T	he result is	s stored in	the accur	nulator.	nory perio	The bitwise logical_AND op-
Operation	$ACC \leftarrow A$	CC "AND	′ [m]				
Affected flag(s)							
	то	PDF	OV	Z	AC	С]
	_	_		~			
]
AND A,x	Logical A	ND immed	liate data t	the accu	imulator		
Description	Data in th	ne accumul It is stored	ator and t	he specifie umulator	ed data pe	rform a bit	wise logical_AND operation.
Operation			' x				
Affected flag(s)	100 \ 1		~				
	то	PDF	OV	7	AC	C]
							-
				v]
ANDM A,[m]	Logical A	ND data m	emory wit	h the accu	imulator		
Description	Data in th	e specified	l data men	nory and th	e accumu	lator perfo	rm a bitwise logical_AND op-
	eration. T	he result is	s stored in	the data r	nemory.		
Operation	$[m] \leftarrow AC$	C "AND" [[m]				
Affected flag(s)							1
	то	PDF	OV	Z	AC	С	
	_	_		\checkmark		—	
	Culture utin						
CALL addr	Subroutir				. I P	I t I	the state of a data and the second
Description	program (counter inc	rements o	y calls a s nce to obta	ubroutine ain the add	located a	e next instruction, and pushes
	this onto	the stack.	The indica	ated addre	ss is then	loaded. F	rogram execution continues
	with the i	nstruction a	at this add	ress.			
Operation	Stack ←	PC+1					
	$PC \leftarrow ad$	dr					
Affected flag(s)							1
	то	PDF	OV	Z	AC	С	-
]
CLR [m]	Clear dat	a memory					
Description	The conte	ents of the	specified	data mem	ory are cle	eared to 0.	
Operation	[m] ← 00	Н					
Affected flag(s)							
	то	PDF	OV	Z	AC	С	
							-
]



CLR [m].i	Clear bit o	of data me	mory				www.DataSheet4U.com
Description	The bit i c	of the spec	ified data i	memory is	cleared to	o 0.	
Operation	[m].i ← 0						
Affected flag(s)							
	то	PDF	OV	Z	AC	С	
CLR WDT	Clear Wat	tchdog Tin	ner				
Description	The WDT cleared.	is cleared	(clears the	e WDT). Th	ne power d	lown bit (P	DF) and time-out bit (TO) are
Operation	WDT \leftarrow 0 PDF and	0H TO ← 0					
Affected flag(s)							
	то	PDF	OV	Z	AC	С	
	0	0					
CLR WDT1	Preclear \	Natchdog	Timer				
Description	Together of this inst plies this i	with CLR V ruction wit	NDT2, clea hout the of has been	ars the WI ther precle executed	DT. PDF ar ar instruct and the T	nd TO are ion just set O and PDF	also cleared. Only execution s the indicated flag which im- ⁼ flags remain unchanged.
Operation	WDT \leftarrow 0 PDF and	0H* TO ← 0*					
Affected flag(s)							
	ТО	PDF	OV	Z	AC	С	
	0*	0*					
CLR WDT2	Preclear \	Watchdog	Timer				
Description	Together of this ins plies this i	with CLR V truction w	NDT1, clea ithout the has been	ars the WI other prec executed	DT. PDF ar lear instrue and the T	nd TO are ction, sets O and PDF	also cleared. Only execution the indicated flag which im- ⁻ flags remain unchanged.
Operation	WDT ← 0 PDF and [*]	0H* TO ← 0*					
Affected flag(s)							
	то	PDF	OV	Z	AC	С	
	0*	0*					
CPL [m]	Complem	ent data n	nemory				
Description	Each bit o which pre	of the spec viously co	cified data	memory is 1 are chan	s logically iged to 0 a	compleme and vice-ve	ented (1's complement). Bits ersa.
Operation	$[m] \leftarrow [\overline{m}]$						
Affected flag(s)							
	то	PDF	OV	Z	AC	С	
				\checkmark			



CPLA [m]	Complem	ent data n	nemory an	d place re	sult in the	accumulat	tor www.DataSheet4U.com
Description	Each bit o which pre is stored i	of the spec viously cou	cified data ntained a 1 umulator a	memory is are chang nd the con	s logically ged to 0 an itents of th	compleme d vice-vers le data me	ented (1's complement). Bits sa. The complemented result emory remain unchanged.
Operation	$ACC \leftarrow [r]$	n]					
Affected flag(s)							_
	то	PDF	OV	Z	AC	С	-
		_	_	\checkmark			
DAA [m]	Decimal-A	Adjust acc	umulator f	or addition	I		
Description	The accur lator is div carry (AC justment i carry (AC in the data	mulator va vided into f 1) will be d s done by or C) is se a memory	lue is adjus two nibble lone if the l adding 6 t t; otherwis and only t	sted to the s. Each ni ow nibble o the origin te the origin the carry fl	BCD (Bina bble is adj of the accu nal value if nal value ro ag (C) ma	ary Coded usted to th umulator is the origina emains un y be affect	Decimal) code. The accumu- ne BCD code and an internal greater than 9. The BCD ad- al value is greater than 9 or a changed. The result is stored ted.
Operation	If ACC.3~ then [m].3 else [m].3 and If ACC.7~ then [m].7 else [m].7	ACC.0 >9 3~[m].0 ← 3~[m].0 ← ACC.4+A 7~[m].4 ← 7~[m].4 ←	or AC=1 (ACC.3~A (ACC.3~A C1 >9 or C ACC.7~A ACC.7~A	ACC.0)+6, ACC.0), AC C=1 CC.4+6+A CC.4+AC1	AC1=AC :1=0 C1,C=1 .C=C		
Affected flag(s)							
	ТО	PDF	OV	Z	AC	С]
						\checkmark	
DEC [m]	Decreme	nt data me	emory				
Description	Data in th	e specifie	d data mer	mory is de	cremented	d by 1.	
Operation	[m] ← [m]	1					
Affected flag(s)							
	то	PDF	OV	Z	AC	С	
		—		\checkmark			
DECA [m]	Decreme	nt data me	emory and	place resu	ult in the a	ccumulato	r
Description	Data in the c	e specified ontents of	l data men the data n	nory is dec nemory re	remented main unch	by 1, leavir anged.	ng the result in the accumula-
Operation	$ACC \leftarrow [r$	n]–1					
Affected flag(s)							-
	ТО	PDF	OV	Z	AC	С	
		_	_	\checkmark	_	_	



HALT	Enter pov	/er down n	node				www.DataSheet4U.com
Description	This instru the RAM a bit (PDF)	uction stop and registe is set and	os program ers are reta the WDT t	n execution iined. The iime-out bi	n and turn WDT and it (TO) is c	s off the sy prescaler a leared.	rstem clock. The contents of are cleared. The power down
Operation	$PC \leftarrow PC$ $PDF \leftarrow 1$ $TO \leftarrow 0$	+1					
Affected flag(s)							
	то	PDF	OV	Z	AC	С	
	0	1					
INC [m]	Incremen	t data men	nory				
Description	Data in th	e specified	d data mer	nory is inc	remented	by 1	
Operation	[m] ← [m]	+1					
Affected flag(s)							
	то	PDF	OV	Z	AC	С	
				\checkmark			
INCA [m]	Incremen	t data men	nory and p	lace resul	t in the ac	cumulator	
Description	Data in the tor. The c	e specified ontents of	data men the data n	nory is incr nemory re	emented b main unch	oy 1, leavir anged.	g the result in the accumula-
Operation	$ACC \gets [r$	n]+1					
Affected flag(s)							
	то	PDF	OV	Z	AC	С	
				\checkmark			
JMP addr	Directly ju	Imp					
Description	The progr control is	am counte passed to	er are repla this destir	iced with the the state of the second s	he directly	-specified	address unconditionally, and
Operation	PC ←add	r					
Affected flag(s)							
	то	PDF	OV	Z	AC	С	
	_						
MOV A,[m]	Move data	a memory	to the acc	umulator			
Description	The conte	ents of the	specified of	data memo	ory are co	pied to the	accumulator.
Operation	ACC ← [r	n]					
Affected flag(s)							
	то	PDF	OV	Z	AC	С	
		_	_		_	_	



MOV A,x	Move imr	nediate da	ta to the a	ccumulato	or		www.DataSheet4U.com
Description	The 8-bit	data speci	fied by the	code is lo	baded into	the accur	nulator.
Operation	$ACC \leftarrow x$						
Affected flag(s)							
	то	PDF	OV	Z	AC	С	
	_	_	_			_	
		1				1]
MOV [m],A	Move the	accumulat	tor to data	memory			
Description	The conte memories	ents of the a	accumulat	or are cop	ied to the	specified o	lata memory (one of the data
Operation	[m] ←AC	С					
Affected flag(s)							
	то	PDF	OV	Z	AC	С	
	_						
		1					1
NOP	No opera	tion					
Description	No opera	tion is perf	ormed. Ex	ecution co	ontinues w	ith the ne	t instruction.
Operation	$PC \leftarrow PC$	2+1					
Affected flag(s)							1
	то	PDF	OV	Z	AC	С	
	_	_	—		_	_	
OR A,[m]	Logical C	R accumu	lator with c	data memo	ory		
Description	Data in th	ie accumul wise logica	ator and that OR one	he specifie	ed data me e result is	emory (on stored in t	e of the data memories) per- he accumulator
Operation			im]		e result is		
Affected flag(s)	100 (1		[]				
	то	PDF	01/	7	AC	C	
			01	2	70		
			_	V			
OR A,x	Logical O	R immedia	ate data to	the accur	nulator		
Description	Data in th	ne accumu	lator and t	he specifi	ed data p	erform a b	itwise logical_OR operation.
	The resul	t is stored	in the accu	umulator.			
Operation	$ACC \leftarrow A$	CC "OR"	x				
Affected flag(s)							_
	то	PDF	OV	Z	AC	С	
	_	_	_	\checkmark	_	_	
		1					-
ORM A,[m]	Logical O	R data me	mory with	the accun	nulator		
Description	Data in t bitwise lo	he data m gical_OR d	emory (on operation.	e of the of the of the result	data mem t is stored	ories) and in the data	the accumulator perform a memory.
Operation	[m] ←AC	C "OR" [m]				
Affected flag(s)							
	то	PDF	OV	Z	AC	С	
	_			V			
	L				I		_



RET	Return fro	om subrou	tine				www.DataSheet4U.com
Description	The progr	am counte	er is restor	ed from th	e stack. T	his is a 2-c	cycle instruction.
Operation	$PC \leftarrow Sta$	ack					
Affected flag(s)							
	то	PDF	OV	Z	AC	С	
		_		_			
RET A,x	Return ar	nd place in	nmediate c	lata in the	accumula	tor	
Description	The progr fied 8-bit i	am counte immediate	er is restore data.	ed from the	e stack and	l the accun	nulator loaded with the speci-
Operation	$PC \leftarrow Sta$ $ACC \leftarrow x$	ack					
Affected flag(s)							
	то	PDF	OV	Z	AC	С	
		_					
RETI	Return fro	om interrup	ot				
Description	The progr EMI bit. E	am counte MI is the e	er is restor enable ma	ed from th ster (globa	e stack, ar al) interrup	nd interrup t bit.	ts are enabled by setting the
Operation	$PC \leftarrow Sta$ $EMI \leftarrow 1$	ack					
Affected flag(s)							
	ТО	PDF	OV	Z	AC	С	
					_	_	
RL [m]	Rotate da	ita memor	y left				
Description	The conte	ents of the	specified d	ata memo	ry are rotat	ted 1 bit lef	t with bit 7 rotated into bit 0.
Operation	[m].(i+1) ∢ [m].0 ← [r	← [m].i; [m m].7	n].i:bit i of t	he data m	emory (i=0)~6)	
Affected flag(s)		-					
	ТО	PDF	OV	Z	AC	С	
	_	_	_	_			
RLA [m]	Rotate da	ita memor	y left and p	place resul	It in the ac	cumulator	
Description	Data in the rotated re	e specified sult in the	data men accumula	nory is rota tor. The co	ted 1 bit le	ft with bit 7 the data m	rotated into bit 0, leaving the emory remain unchanged.
Operation	ACC.(i+1) ACC.0 ←) ← [m].i; [[m].7	[m].i:bit i of	f the data ı	memory (i=	=0~6)	
Affected flag(s)							
	ТО	PDF	OV	Z	AC	С	
	_	_					
	L	1	1	1	1	1	1

							HT23B60
RLC [m]	Rotate dat	a memor	/ left throug	ah carry			www.DataSh
escription	The conter	nts of the	specified date	ata memo Il carry fla	ory and the	e carry flag	are rotated 1 bit left. Bit 7 re-
peration	[m].(i+1) ← [m].0 ← C C ← [m].7	- [m].i; [m].i:bit i of th	ie data m	emory (i=0)~6)	
ffected flag(s)							1
	ТО	PDF	OV	Z	AC	C	-
						v	_
escription	Data in the carry bit ar in the accu	specified nd the orig umulator b	data mem jinal carry f put the cont	ory and th lag is rota tents of th	ne carry fla ated into bi ne data me	g are rotat t 0 position emory rem	ed 1 bit left. Bit 7 replaces the n. The rotated result is stored ain unchanged.
peration	ACC.(i+1) ACC.0 ← 0 C ← [m].7	← [m].i; [C	m].i:bit i of	the data	memory (i	=0~6)	
ffected flag(s)	[1
	ТО	PDF	OV	Z	AC	С	-
	_		—	_			
۲ [m]	Rotate dat	a memor	/ riaht				
escription	The conter	ts of the s	specified da	ata memo	ry are rota	ted 1 bit ric	ht with bit 0 rotated to bit 7.
peration	[m].i ← [m] [m].7 ← [m].(i+1); [m 1].0].i:bit i of th	ie data m	emory (i=0)~6)	
ffected flag(s)							7
	ТО	PDF	OV	Z	AC	С	-
		_	—	—	_		
A [m]	Rotate righ	nt and pla	ce result in	the accu	mulator		
scription	Data in the	e specified	l data mem	nory is rot	ated 1 bit	right with b	bit 0 rotated into bit 7, leaving
peration	ACC.(i) ←	[m].(i+1);	[m].i:bit i c	of the data	a memory	(i=0~6)	monory romain anonangoa.
ffected flag(s)	A00.7 (- [[11].0					
/	ТО	PDF	OV	Z	AC	С]
	_	_	_		_	_	
RC [m]	Rotate dat	a memor	/ riaht throu	ugh carrv			
escription	The conter right. Bit 0	nts of the replaces	specified of the carry b	data men it; the ori	nory and t ginal carry	he carry fl flag is rot	ag are together rotated 1 bit ated into the bit 7 position.
peration	[m].i ← [m] [m].7 ← C C ← [m].0].(i+1); [m].i:bit i of th	ie data m	emory (i=0	0~6)	
ffected flag(s)							2
fected flag(s)	то —	PDF	OV	Z	AC	C √	

	L							
HOLTEK								HT23B60
RRCA [m]	Rotate riç	ght through	carry and	place res	ult in the a	accumulato	or	www.DataSheet4U.c
Description	Data of th the carry stored in	ne specified bit and the the accum	d data men original ca ulator. The	nory and f rry flag is contents	he carry fl rotated int of the dat	ag are rota o the bit 7 µ a memory	ated 1 bit righ position. The remain unch	t. Bit 0 replaces rotated result is anged.
Operation	ACC.i ← ACC.7 ← C ← [m].([m].(i+1); [· C)	m].i:bit i of	the data	memory (i	=0~6)		
Affected flag(s)								
	то	PDF	OV	Z	AC	С		
						\checkmark		
SBC A,[m]	Subtract	data memo	ory and car	ry from th	ie accumu	lator		
Description	The content tracted from	ents of the om the acc	specified d umulator, l	lata meme eaving th	ory and the e result in	e complem the accum	ent of the ca nulator.	rry flag are sub-
Operation	$ACC \leftarrow A$	CC+[m]+C	>					
Affected flag(s)							1	
	ТО	PDF	OV	Z	AC	С		
	_	_	\checkmark	\checkmark	\checkmark	\checkmark		
SBCM A,[m]	Subtract	data memo	ory and car	ry from th	ie accumu	lator		
Description	The conte tracted fro	ents of the om the acc	specified d	lata mem eaving th	ory and the e result in	e complem the data m	ent of the ca nemory.	rry flag are sub-
Operation	$[m] \leftarrow AC$	C+[m]+C		-				
Affected flag(s)								
	ТО	PDF	OV	Z	AC	С		
		_	\checkmark	\checkmark	\checkmark	\checkmark		
SDZ [m]	Skip if de	crement da	ata memor	y is 0				
Description	The conte instruction instruction tion (2 cy	ents of the s n is skippe n executior cles). Othe	specified da d. If the res n, is discarc erwise proc	ata memo sult is 0, th ded and a seed with	ry are deci ne following dummy cy the next in	remented b g instructio cle is repla istruction (by 1. If the reson, fetched du n, fetched du need to get the 1 cycle).	sult is 0, the next iring the current proper instruc-
Operation	Skip if ([n	n]–1)=0, [m	n] ← ([m]–1)				
Affected flag(s)								
	то	PDF	OV	Z	AC	С		
		_						
SDZA [m]	Decreme	nt data me	mory and	place resu	ult in ACC,	skip if 0		
Description	The conte instruction unchange execution cles). Oth	ents of the s n is skipped ed. If the re n, is discard nerwise pro	specified da d. The resu sult is 0, the led and a c oceed with	ata memo It is stored following dummy cy the next i	ry are deci d in the acc g instructio rcle is repla nstruction	remented b cumulator b on, fetched aced to get (1 cycle).	by 1. If the resout the data n during the cu t the proper in	sult is 0, the next nemory remains rrent instruction nstruction (2 cy-
Operation	Skip if ([n	n]–1)=0, A0	CC ← ([m]-	-1)				
Affected flag(s)		-						
	ТО	PDF	OV	Z	AC	С		
	_							



SET [m]	Set data ı	nemory					www.DataSheet4U.com
Description	Each bit o	of the spec	ified data	memory is	set to 1.		
Operation	[m] ← FF	Н					
Affected flag(s)							
	то	PDF	OV	Z	AC	С	
	_		_	_			
	L						I
SET [m]. i	Set bit of	data mem	ory				
Description	Bit i of the	e specified	data men	nory is set	to 1.		
Operation	[m].i ← 1						
Affected flag(s)							
	то	PDF	OV	Z	AC	С	
	_	_	_	_			
						1	
SIZ [m]	Skip if inc	rement da	ata memor	y is 0			
Description	The conte	ents of the	specified (data memo	ory are inc	remented	by 1. If the result is 0, the fol-
	dummy c	vcle is rep	laced to ge	et the prop	er instruct	tion (2 cyc	es). Otherwise proceed with
	the next i	nstruction	(1 cycle).				,
Operation	Skip if ([m	n]+1)=0, [n	n] ← ([m]+	1)			
Affected flag(s)							
	то	PDF	OV	Z	AC	С	
	_		_	_	_		
						1	
SIZA [m]	Incremen	t data mer	mory and p	place resul	t in ACC, s	skip if 0	
Description	The conte	ents of the	specified o	data memo	ory are incr	emented b	y 1. If the result is 0, the next
	mains une	changed. I	f the result	t is 0, the f	ollowing in	struction,	fetched during the current in-
	struction	execution	, is disca	rded and	a dummy	cycle is	replaced to get the proper
	instruction	ו (2 cycles	s). Otherwi	se procee	d with the	next instru	ction (1 cycle).
Operation	Skip if ([m	n]+1)=0, A	CC ← ([m]]+1)			
Affected flag(s)							1
	ТО	PDF	OV	Z	AC	С	
	_						
SN7 [m] i	Skip if bit	i of the de	to momor	v ia pot 0			
	If bit i of th		d data mor	y is not o	0 the next	tinctructio	n is skipped. If hit i of the data
Description	memory is	s not 0, the	e following	instruction	i, fetched c	during the	current instruction execution.
	is discard	ed and a d	lummy cyc	le is repla	ced to get	the proper	instruction (2 cycles). Other-
	wise proc	eed with th	he next ins	struction (1	l cycle).		
Operation	Skip if [m	l.i≠0					
Affected flag(s)							1
	ТО	PDF	OV	Z	AC	С	
	_		_	_	—	—	

3UB A,[m]	Subtract c	lata memo	ory from th	ie accumu	lator		www.DataSh
Description	The speci result in th	fied data n ne accumu	nemory is ulator.	subtracted	from the c	contents of	the accumulator, leaving the
Operation	$ACC \leftarrow A$	CC+[m]+1	1				
Affected flag(s)							_
	то	PDF	OV	Z	AC	С	
		—	\checkmark	\checkmark	\checkmark	\checkmark	
SUBM A,[m]	Subtract o	lata memo	ory from th	ie accumu	lator		
Description	The speci result in th	fied data n ne data mo	nemory is emory.	subtracted	from the c	contents of	the accumulator, leaving the
Operation	[m] ← AC	C+[m]+1	,				
Affected flag(s)							
	то	PDF	OV	Z	AC	С	
	_	_	\checkmark	\checkmark	\checkmark	\checkmark	
	tor, leaving	g the resu	It in the ac	by the code ccumulator	e is subtra :	cted from t	he contents of the accumula-
Dperation Affected flag(s)	tor, leavin ACC ← A TO	g the resu CC+x+1 PDF	OV	by the code ccumulator	e is subtra	cted from t	the contents of the accumula-
Operation Affected flag(s)	tor, leavin ACC ← A	g the resu CC+x+1 PDF	OV √	by the code coumulator Z √	e is subtra : AC √	C C √	the contents of the accumula-
Operation Affected flag(s)	tor, leavin ACC ← A TO 	g the resu CC+x+1 PDF 	OV √	Z	e is subtra : AC √	C C √	the contents of the accumula-
Dperation Affected flag(s) SWAP [m] Description	tor, leaving ACC ← A TO 	g the resu CC+x+1 PDF oles within rder and h	OV V V V V V V V	Z Z memory nibbles of	AC √ the specif	C C √ ied data m	the contents of the accumula-
Operation Affected flag(s) SWAP [m] Description Operation	tor, leaving ACC ← A TO Swap nibb The low-o ries) are in [m].3~[m].	g the resu CC+x+1 PDF —— bles within rder and h nterchang $0 \leftrightarrow [m].7$	OV V V N N N N N N N N N N N N N	Z Z memory nibbles of	AC √ the specif	C C √ ied data m	the contents of the accumula-
Operation Affected flag(s) SWAP [m] Description Operation Affected flag(s)	tor, leavin ACC ← A TO 	g the resu CC+x+1 PDF Deles within rder and h nterchang $.0 \leftrightarrow [m].7$	OV √ n the data n nigh-order ed. 7~[m].4	Z memory nibbles of	AC √ the specif	C √ ied data m	the contents of the accumula-
Operation Affected flag(s) SWAP [m] Description Operation Affected flag(s)	tor, leaving ACC ← A TO 	g the resu CC+x+1 PDF Deles within rder and h nterchang $0 \leftrightarrow [m].7$ PDF	OV V N the data nigh-order ed. 7~[m].4 OV	Z memory nibbles of	AC √ the specif	C C √ ied data m	the contents of the accumula-
Dperation Affected flag(s) SWAP [m] Description Operation Affected flag(s)	tor, leavin ACC ← A TO 	g the resu CC+x+1 PDF —— bles within rder and h nterchang .0 ↔ [m].7 PDF ——	OV V V N the data ∩ nigh-order ed. 7~[m].4 OV OV	Z √ memory nibbles of Z 	AC √ the specif	C √ ied data m	the contents of the accumula-
Operation Affected flag(s) SWAP [m] Description Operation Affected flag(s)	tor, leaving ACC ← A TO 	g the resu CC+x+1 PDF ples within rder and h hterchang $.0 \leftrightarrow [m].7$ PDF a memory	OV √ a the data b high-order ed. 7~[m].4 OV and place	Z √ memory nibbles of Z e result in t	AC √ the specif	C √ ied data m C ulator	the contents of the accumula-
Operation Affected flag(s) SWAP [m] Description Operation Affected flag(s) SWAPA [m] Description	tor, leaving ACC ← A TO 	g the resu CC+x+1 PDF 	OV √ a the data high-order ed. 7~[m].4 OV and place high-order accumula	Z memory nibbles of Z a result in t nibbles of f tor. The co	AC √ the specific AC AC AC he accumute the specific ontents of the specific	C C √ ied data m C ulator ed data m che data m	the contents of the accumula- nemory (1 of the data memo-
Dperation Affected flag(s) SWAP [m] Description Dperation Affected flag(s) SWAPA [m] Description Dperation	tor, leaving $ACC \leftarrow A$ TO - Swap nibb The low-o ries) are in [m].3~[m]. TO - Swap data The low-o ing the res ACC.3~AC	g the resu CC+x+1 PDF Deles within rder and h nterchang $0 \leftrightarrow [m].7$ PDF a memory rder and h sult to the $CC.0 \leftarrow [r]$ $CC.4 \leftarrow Ir$	OV V N the data i nigh-order ed. 7~[m].4 OV and place nigh-order accumula n].7~[m].4	Z √ memory nibbles of Z e result in t nibbles of f tor. The co	AC √ the specific AC AC he accumulate specific the specific the specific the specific	C C √ ied data m C ulator ed data me the data m	the contents of the accumula- nemory (1 of the data memo-
Dperation Affected flag(s) SWAP [m] Description Operation Affected flag(s) SWAPA [m] Description Operation	tor, leaving ACC \leftarrow A TO 	g the resu CC+x+1 PDF Deles within rder and h nterchang $0 \leftrightarrow [m].7$ PDF PDF a memory rder and h sult to the $CC.0 \leftarrow [r]$ $CC.4 \leftarrow [r]$	OV √ a the data migh-order ed. 7~[m].4 OV and place high-order accumula n].7~[m].4 n].3~[m].0	Z √ memory nibbles of Z e result in t nibbles of t tor. The cc	AC √ the specific AC AC he accumulate specific ontents of the specific	C √ ied data m C ulator ed data me the data m	the contents of the accumula-
Dperation Affected flag(s) SWAP [m] Description Deration Affected flag(s) SWAPA [m] Description Dperation Affected flag(s)	tor, leaving ACC ← A TO 	g the resu CC+x+1 PDF 	OV V N the data migh-order ed. 7~[m].4 OV and place nigh-order accumula n].7~[m].4 OV	Z √ memory nibbles of Z e result in t nibbles of f tor. The cc Z	AC AC √ the specific AC he accumuthe specific ontents of the specific AC	C C √ ied data m ied data m ied data me ihe data m	the contents of the accumula- emory (1 of the data memo- emory are interchanged, writ- emory remain unchanged.



SZ [m]	Skip if dat	a memory	is 0	www.DataSheet4U.com					
Description	If the contents of the specified data memory are 0, the following instruction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction (2 cycles). Otherwise proceed with the next instruction (1 cycle).								
Operation	Skip if [m]=0								
Affected flag(s)									
	то	PDF	OV	Z	AC	С			
		_				_			
SZA [m]	Move data	a memory	to ACC is	kin if 0			1		
Description	The contents of the specified data memory are copied to the accumulator. If the contents is								
	0, the following instruction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction (2 cycles). Otherwise proceed with the next instruction (1 cycle).								
Operation	Skip if [m]	=0							
Affected flag(s)									
	то	PDF	OV	Z	AC	С			
		_							
SZ [m].i	Skip if bit	of the dat	ta memory	/ IS U			fatala al dunia a tila a company		
Description	instruction tion (2 cyc	e specified executior les). Othe	n, is discar erwise proc	ded and a ceed with t	dummy cy	cle is repla	n, retched during the current iced to get the proper instruc- 1 cycle).		
Operation	Skip if [m]	.i=0							
Affected flag(s)									
	ТО	PDF	OV	Z	AC	С			
	_								
TABRDC [m]	Move the	ROM code	e (current	page) to T	BLH and	data memo	ory		
Description	The low byte of ROM code (current page) addressed by the table pointer (TBLP) is moved to the specified data memory and the high byte transferred to TBLH directly.								
Operation	[m] \leftarrow ROM code (low byte) TBLH \leftarrow ROM code (high byte)								
Affected flag(s)									
	то	PDF	OV	Z	AC	С			
	—		_			_			
TABRDL [m]	Move the	ROM code	e (last pag	ie) to TBLI	H and data	a memory			
Description	The low byte of ROM code (last page) addressed by the table pointer (TBLP) is moved to the data memory and the high byte transferred to TBLH directly.								
Operation	[m] \leftarrow ROM code (low byte) TBLH \leftarrow ROM code (high byte)								
Affected flag(s)									
	то	PDF	OV	Z	AC	С			
		_	_	_	_				

	$\langle I \rangle$
HULIEK	

XOR A,[m]	Logical X	OR accum	ulator with	n data mer	nory			
Description	Data in the accumulator and the indicated data memory perform a bitwise logical l sive_OR operation and the result is stored in the accumulator.							
Operation	ACC ← ACC ″XOR″ [m]							
Affected flag(s)								
	то	PDF	OV	Z	AC	С		
	_	_			_	_		
XORM A,[m]	Logical X	OR data m	emory wit	th the accu	umulator			
Description	Data in the indicated data memory and the accumulator perform a bitwise logical Exclu- sive_OR operation. The result is stored in the data memory. The 0 flag is affected.							
Operation	[m] ← ACC "XOR" [m]							
Affected flag(s)								
	ТО	PDF	OV	Z	AC	С		
	_	_		\checkmark				
XOR A,x	Logical X	OR immed	liate data t	to the acc	umulator			
Description	Data in the accumulator and the specified data perform a bitwise logical Exclusive_OR op- eration. The result is stored in the accumulator. The 0 flag is affected.							
Operation	$ACC \leftarrow ACC "XOR" x$							
Affected flag(s)								
	то	PDF	OV	Z	AC	С		
	_		_		_	_		



www.DataSheet4U.com

Package Information

П

þ

JUU $\Box \Box$

100

А

100-pin QFP (14×20) Outline Dimensions



K-

-α

] ∎

С D н G 80 51 Ħ E 81 50 Π F **_**] Π Π В Π П

Symbol	Dimensions in mm						
	Min.	Nom.	Max.				
A	18.50	_	19.20				
В	13.90		14.10				
С	24.50		25.20				
D	19.90	_	20.10				
E	_	0.65					
F	_	0.30	_				
G	2.50		3.10				
н	_	_	3.40				
1	_	0.10					
J	1	_	1.40				
К	0.10		0.20				
α	0°		7°				



www.DataSheet4U.com

Holtek Semiconductor Inc. (Headquarters)

No.3, Creation Rd. II, Science Park, Hsinchu, Taiwan Tel: 886-3-563-1999 Fax: 886-3-563-1189 http://www.holtek.com.tw

Holtek Semiconductor Inc. (Taipei Sales Office)

4F-2, No. 3-2, YuanQu St., Nankang Software Park, Taipei 115, Taiwan Tel: 886-2-2655-7070 Fax: 886-2-2655-7373 Fax: 886-2-2655-7383 (International sales hotline)

Holtek Semiconductor Inc. (Shanghai Sales Office)

7th Floor, Building 2, No.889, Yi Shan Rd., Shanghai, China 200233 Tel: 021-6485-5560 Fax: 021-6485-0313 http://www.holtek.com.cn

Holtek Semiconductor Inc. (Shenzhen Sales Office)

43F, SEG Plaza, Shen Nan Zhong Road, Shenzhen, China 518031 Tel: 0755-8346-5589 Fax: 0755-8346-5590 ISDN: 0755-8346-5591

Holtek Semiconductor Inc. (Beijing Sales Office)

Suite 1721, Jinyu Tower, A129 West Xuan Wu Men Street, Xicheng District, Beijing, China 100031 Tel: 010-6641-0030, 6641-7751, 6641-7752 Fax: 010-6641-0125

Holmate Semiconductor, Inc. (North America Sales Office)

46712 Fremont Blvd., Fremont, CA 94538 Tel: 510-252-9880 Fax: 510-252-9885 http://www.holmate.com

Copyright © 2004 by HOLTEK SEMICONDUCTOR INC.

The information appearing in this Data Sheet is believed to be accurate at the time of publication. However, Holtek assumes no responsibility arising from the use of the specifications described. The applications mentioned herein are used solely for the purpose of illustration and Holtek makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise. Holtek's products are not authorized for use as critical components in life support devices or systems. Holtek reserves the right to alter its products without prior notification. For the most up-to-date information, please visit our web site at http://www.holtek.com.tw.