



---

# HT32F12345

## Datasheet

**32-Bit Arm® Cortex®-M3 Microcontroller,  
up to 64 KB Flash and 16 KB SRAM with 1 MSPS ADC,  
USART, UART, SPI, I<sup>2</sup>C, I<sup>2</sup>S, MCTM, GPTM, BFTM,  
PDMA, CRC, RTC, WDT, EBI, SDIO and USB2.0 FS**

Revision: V1.00 Date: November 07, 2017

[www.holtek.com](http://www.holtek.com)

## Table of Contents

<b>1 General Description.....</b>	<b>6</b>
<b>2 Features.....</b>	<b>7</b>
Core .....	7
On-chip Memory .....	7
Flash Memory Controller – FMC.....	7
Reset Control Unit – RSTCU .....	8
Clock Control Unit – CKCU.....	8
Power Management – PWRCU .....	8
External Interrupt/Event Controller – EXTI .....	9
Analog to Digital Converter – ADC .....	9
Analog Comparator – CMP .....	9
I/O Ports – GPIO.....	10
Motor Control Timer – MCTM .....	10
PWM Generation and Capture Timers – GPTM .....	11
Basic Function Timer – BFTM .....	11
Watchdog Timer – WDT.....	11
Real Time Clock – RTC .....	12
Inter-integrated Circuit – I <sup>2</sup> C .....	12
Serial Peripheral Interface – SPI .....	12
Universal Synchronous Asynchronous Receiver Transmitter – USART .....	13
Universal Asynchronous Receiver Transmitter – UART .....	13
Inter-IC Sound – I <sup>2</sup> S .....	14
Cyclic Redundancy Check – CRC .....	14
Peripheral Direct Memory Access – PDMA .....	15
External Bus Interface – EBI.....	15
Universal Serial Bus Device Controller – USB .....	16
Secure Digital Input Output – SDIO.....	16
Debug Support.....	16
Package and Operation Temperature .....	16
<b>3 Overview.....</b>	<b>17</b>
Device Information .....	17
Block Diagram .....	18
Memory Map .....	19
Clock Structure .....	22
<b>4 Pin Assignment.....</b>	<b>23</b>

<b>5 Electrical Characteristics .....</b>	<b>30</b>
Absolute Maximum Ratings .....	30
Recommended DC Operating Conditions .....	30
On-Chip LDO Voltage Regulator Characteristics.....	30
Power Consumption .....	31
Reset and Supply Monitor Characteristics.....	32
External Clock Characteristics.....	33
Internal Clock Characteristics .....	34
PLL Characteristics.....	34
USB PLL Characteristics .....	35
Memory Characteristics .....	35
I/O Port Characteristics.....	35
ADC Characteristics .....	37
Comparator Characteristics .....	38
GPTM/MCTM Characteristics .....	39
I <sup>2</sup> C Characteristics .....	39
SPI Characteristics .....	40
I <sup>2</sup> S Characteristics .....	42
SDIO Characteristics .....	44
USB Characteristics.....	45
<b>6 Package Information .....</b>	<b>47</b>
SAW Type 46-pin (6.5mm×4.5mm) QFN Outline Dimensions.....	48
48-pin LQFP (7mm×7mm) Outline Dimensions.....	49
64-pin LQFP (7mm×7mm) Outline Dimensions.....	50

## List of Tables

Table 1. Features and Peripheral List .....	17
Table 2. Register Map .....	20
Table 3. Series Pin Assignment for 46-pin QFN, 48/64-pin LQFP Package .....	26
Table 4. Pin Description .....	28
Table 5. Absolute Maximum Ratings.....	30
Table 6. Recommended DC Operating Conditions.....	30
Table 7. LDO Characteristics .....	30
Table 8. Power Consumption Characteristics .....	31
Table 9. V <sub>DD</sub> Power Reset Characteristics .....	32
Table 10. LVD/BOD Characteristics .....	32
Table 11. High Speed External Clock (HSE) Characteristics .....	33
Table 12. Low Speed External Clock (LSE) Characteristics .....	33
Table 13. High Speed Internal Clock (HSI) Characteristics .....	34
Table 14. Low Speed Internal Clock (LSI) Characteristics.....	34
Table 15. PLL Characteristics .....	34
Table 16. USB PLL Characteristics.....	35
Table 17. Flash Memory Characteristics.....	35
Table 18. I/O Port Characteristics .....	35
Table 19. ADC Characteristics .....	37
Table 20. Comparator Characteristics .....	38
Table 21. GPTM/MCTM Characteristics .....	39
Table 22. I <sup>2</sup> C Characteristics.....	39
Table 23. SPI Characteristics.....	40
Table 24. I <sup>2</sup> S Characteristics.....	42
Table 25. SDIO Characteristics.....	44
Table 26. USB DC Electrical Characteristics .....	45
Table 27. USB AC Electrical Characteristics.....	46

## List of Figures

Figure 1. Block Diagram .....	18
Figure 2. Memory Map.....	19
Figure 3. Clock Structure .....	22
Figure 4. 46-pin QFN Pin Assignment .....	23
Figure 5. 48-pin LQFP Pin Assignment.....	24
Figure 6. 64-pin LQFP Assignment.....	25
Figure 7. Figure 7 ADC Sampling Network Model .....	38
Figure 8. I <sup>2</sup> C Timing Diagrams.....	40
Figure 9. SPI Timing Diagrams – SPI Master Mode .....	41
Figure 10. SPI Timing Diagrams - SPI Slave Mode with CPHA = 1.....	42
Figure 11. Timing of I <sup>2</sup> S Master Mode.....	43
Figure 12. Timing of I <sup>2</sup> S Slave Mode .....	43
Figure 13. SDIO Default Mode .....	44
Figure 14. SDIO High-speed Mode .....	45
Figure 15. USB Signal Rise Time and Fall Time and Cross-Point Voltage ( $V_{CRS}$ ) Definition .....	46

# 1 General Description

The HOLTEK HT32F12345 device is a high performance, low power consumption 32-bit microcontroller based around an Arm® Cortex®-M3 processor core. The Cortex®-M3 is a next-generation processor core which is tightly coupled with Nested Vectored Interrupt Controller (NVIC), SysTick timer, and includes advanced debug support.

The device operates at a frequency of up to 96 MHz with a Flash accelerator to obtain maximum efficiency. It provides 64 KB of embedded Flash memory for code/data storage and 16 KB of embedded SRAM memory for system operation and application program usage. A variety of peripherals, such as ADC, I<sup>2</sup>C, USART, UART, SPI, I<sup>2</sup>S, PDMA, GPTM, MCTM, EBI, CRC-16/32, SDIO, USB2.0 FS and SWJ-DP (Serial Wire and JTAG Debug Port), etc., are also implemented in the device. Several power saving modes provide the flexibility for maximum optimization between wakeup latency and power consumption, an especially important consideration in low power applications.

The above features ensure that the device is suitable for use in a wide range of applications, especially in areas such as white goods application control, power monitors, alarm systems, consumer products, handheld equipment, data logging applications, motor control, fingerprint recognition and so on.

**arm CORTEX**

## 2 Features

### Core

- 32-bit Arm® Cortex®-M3 processor core
- Up to 96 MHz operating frequency
- Single-cycle multiplication and hardware division
- Integrated Nested Vectored Interrupt Controller (NVIC)
- 24-bit SysTick timer

The Cortex®-M3 processor is a general-purpose 32-bit processor core especially suitable for products requiring high performance and low power consumption microcontrollers. It offers many special features such as a Thumb-2 instruction set, hardware divider, low latency interrupt respond time, atomic bit-banding access and multiple buses for simultaneous accesses. The Cortex®-M3 processor is based on the ARMv7 architecture and supports both Thumb and Thumb-2 instruction sets.

### On-chip Memory

- 64 KB on-chip Flash memory for instruction/data and option storage
- 16 KB on-chip SRAM
- Supports multiple boot modes

The Arm® Cortex®-M3 processor is structured using Harvard architecture which uses a separate bus structure to fetch instructions and load/store data. The instruction code and data are both located in the same memory address space but in different address ranges. The maximum address range of the Cortex®-M3 is 4 GB due to its 32-bit bus address width. Additionally, a pre-defined memory map is provided by the Cortex®-M3 processor to reduce the software complexity of repeated implementation for different device vendors. However, some regions are used by the Arm® Cortex®-M3 system peripherals. Refer to the Arm® Cortex®-M3 Technical Reference Manual for more information. Figure 2 shows the memory map of the HT32F12345 device, including Code, SRAM, peripheral, and other pre-defined regions.

### Flash Memory Controller – FMC

- Flash accelerator for maximum efficiency
- 32-bit word programming with In System Programming Interface (ISP) and In Application Programming (IAP)
- Flash protection capability to prevent illegal access

The Flash Memory Controller, FMC, provides all the necessary functions and pre-fetch buffer for the embedded on-chip Flash Memory. Since the access speed of the Flash Memory is slower than the CPU, a wide access interface with a pre-fetch buffer and cache are provided for the Flash Memory in order to reduce the CPU waiting time which will cause CPU instruction execution

delays. Flash Memory word program/page erase functions are also provided.

## Reset Control Unit – RSTCU

- Supply supervisor:
  - Power On Reset / Power Down Reset – POR/PDR
  - Brown-out Detector – BOD
  - Programmable Low Voltage Detector – LVD

The Reset Control Unit, RSTCU, has three kinds of reset, a power on reset, a system reset and an APB unit reset. The power on reset, known as a cold reset, resets the full system during power up. A system reset resets the processor core and peripheral IP components with the exception of the SWJ-DP controller. The resets can be triggered by an external signal, internal events and the reset generators.

## Clock Control Unit – CKCU

- External 4 to 16 MHz crystal oscillator
- External 32.768 kHz crystal oscillator
- Internal 8 MHz RC oscillator trimmed to  $\pm 2\%$  accuracy at 3.3 V operating voltage and 25 °C operating temperature
- Internal 32 kHz RC oscillator
- Integrated system clock PLL
- Independent clock divider and gating bits for peripheral clock sources

The Clock Control unit, CKCU, provides a range of oscillator and clock functions. These include a High Speed Internal RC oscillator (HSI), a High Speed External crystal oscillator (HSE), a Low Speed Internal RC oscillator (LSI), a Low Speed External crystal oscillator (LSE), a Phase Lock Loop (PLL), a HSE clock monitor, clock prescalers, clock multiplexers, APB clock divider and gating circuitry. The clocks of the AHB, APB and Cortex®-M3 are derived from the system clock (CK\_SYS) which can come from the LSI, LSE, HSI, HSE or PLL. The Watchdog Timer and Real Time Clock (RTC) use either the LSI or LSE as their clock source. The maximum operating frequency of the system core clock (CK\_AHB) can be up to 96 MHz.

## Power Management – PWRCU

- Single  $V_{DD}$  power supply: 2.0 V to 3.6 V
- Integrated 1.5V LDO regulator for CPU core, peripherals and memories power supply
- $V_{BAT}$  battery power supply for RTC and backup registers
- Three power domains:  $V_{DD}$ , 1.5 V and Backup
- Four power saving modes: Sleep, Deep-Sleep1, Deep-Sleep2, Power-Down

Power consumption can be regarded as one of the most important issues for many embedded system applications. Accordingly the Power Control Unit, PWRCU, in the device provides many types of power saving modes such as Sleep, Deep-Sleep1, Deep-Sleep2 and Power-Down mode. These operating modes reduce the power consumption and allow the application to achieve the best

trade-off between the conflicting demands of CPU operating time, speed and power consumption.

## External Interrupt/Event Controller – EXTI

- Up to 16 EXTI lines with configurable trigger source and type
- All GPIO pins can be selected as EXTI trigger source
- Source trigger type includes high level, low level, negative edge, positive edge, or both edge
- Individual interrupt enable, wakeup enable and status bits for each EXTI line
- Software interrupt trigger mode for each EXTI line
- Integrated deglitch filter for short pulse blocking

The External Interrupt/Event Controller, EXTI, comprises 16 edge detectors which can generate a wake-up event or interrupt requests independently. Each EXTI line can also be masked independently.

## Analog to Digital Converter – ADC

- 12-bit SAR ADC engine
- Up to 1 Msps conversion rate
- Up to 12 external analog input channels
- External reference voltage input possibility

A 12-bit multi-channel ADC is integrated in the device. There are multiplexed channels, which include 12 external analog signal channels and 2 internal channels can be measured. If the input voltage is required to remain within a specific threshold window, an Analog Watchdog function will monitor and detect these signals. An interrupt will then be generated to inform the device that the input voltage is not within the preset threshold levels. There are three conversion modes to convert an analog signal to digital data. The ADC can be operated in one shot, continuous and discontinuous conversion modes.

## Analog Comparator – CMP

- Two rail-to-rail comparators
- Each comparator has configurable negative inputs used for flexible voltage selection
- Dedicated I/O pin or internal voltage reference provided by 6-bit scaler
- Programmable hysteresis
- Programming speed and consumption
- Comparator output can be output to I/O or to timers or ADC trigger inputs
- 6-bit scaler can be configurable to dedicated I/O for voltage reference
- Comparator has interrupt generation capability with wakeup MCU from Sleep or Deep Sleep modes through the EXTI controller

The two general purpose comparators (CMP) are implemented within the device. They can be configured either as standalone comparators or combined with the different kinds of peripheral IP. Each comparator is capable of asserting interrupts to the NVIC or wakeup the MCU Sleep or Deep

Sleep modes through EXTI wakeup event management unit.

## I/O Ports – GPIO

- Up to 51 GPIOs
- Port A, B, C, D are mapped as 16 external interrupts – EXTI
- Almost I/O pins are configurable output driving current

There are up to 51 General Purpose I/O pins, GPIO, named from PA0 ~ PA15 to PD0 ~ PD2 for the implementation of logic input/output functions. Each of the GPIO ports has a series of related control and configuration registers to maximize flexibility and to meet the requirements of a wide range of applications.

The GPIO ports are pin-shared with other alternative functions to obtain maximum functional flexibility on the package pins. The GPIO pins can be used as alternative functional pins by configuring the corresponding registers regardless of the input or output pins.

The external interrupts on the GPIO pins of the device have related control and configuration registers in the External Interrupt Control Unit, EXTI.

Features

## Motor Control Timer – MCTM

- Two 16-bit up, down, up/down auto-reload counters
- 16-bit programmable prescaler allowing division of the counter clock frequency by any factor between 1 and 65536
- Input Capture function
- Compare Match Output
- PWM waveform generation with edge aligned and center-aligned Counting Modes
- Single Pulse Mode Output
- Complementary Outputs with programmable dead-time insertion
- Encoder interface controller with two inputs using quadrature decoder
- Supports 3-phase motor control and hall sensor interface
- Brake input to force the timer's output signals into a reset or fixed condition

The Motor Control Timer consists of a single 16-bit up/down counter; four 16-bit CCRs (Capture/Compare Registers), single 16-bit counter-reload register (CRR), single 8-bit repetition counter and several control/status registers. It can be used for a variety of purposes including measuring the pulse widths of input signals or generating output waveforms such as compare match outputs, PWM outputs or complementary PWM outputs with dead-time insertion. The MCTM supports an Encoder interface controller to an incremental encoder with two inputs. The MCTM is capable of offering full functional support for motor control, hall sensor interfacing and brake input.

## PWM Generation and Capture Timers – GPTM

- Two 16-bit up, down, up/down auto-reload counters
- 16-bit programmable prescaler allowing dividing the counter clock frequency by any factor between 1 and 65536
- Input Capture function
- Compare Match Output
- PWM waveform generation with Edge-aligned and Center-aligned Counting Modes
- Single Pulse Mode Output
- Encoder interface controller with two inputs using quadrature decoder

The General Purpose Timer consists of one 16-bit up/down-counter, four 16-bit Capture/Compare Registers (CCRs), one 16-bit Counter Reload Register (CRR) and several control/status registers. They can be used for a variety of purposes including general time measurement, input signal pulse width measurement, output waveform generation such as single pulse generation, or PWM output generation. The GPTM supports an Encoder Interface using a decoder with two inputs.

## Basic Function Timer – BFTM

- Two 32-bit compare/match count-up counters - no I/O control features
- One shot mode - counting stops after a match condition
- Repetitive mode - restart counter after a match condition

The Basic Function Timer is a simple count-up 32-bit counter designed to measure time intervals and generate a one shot or repetitive interrupts. The BFTM operates in two functional modes, repetitive or one shot mode. In the repetitive mode the BFTM restarts the counter when a compare match event occurs. The BFTM also supports a one shot mode which forces the counter to stop counting when a compare match event occurs.

## Watchdog Timer – WDT

- 12-bit down counter with 3-bit prescaler
- Interrupt or reset event for the system
- Programmable watchdog timer window function
- Register write protection function

The Watchdog Timer is a hardware timing circuit that can be used to detect system failures due to software malfunctions. It includes a 12-bit count-down counter, a prescaler, a WDT counter value register, a WDT delta value register, interrupt related circuits, WDT operation control circuitry and a WDT protection mechanism. The Watchdog Timer can be operated in an interrupt mode or a reset mode. The Watchdog Timer will generate an interrupt or a reset when the counter counts down and reaches a zero value. If the software does not reload the counter value before a Watchdog Timer underflow occurs, an interrupt or a reset will be generated when the counter underflows. In addition, an interrupt or reset is also generated if the software reloads the counter when the counter value is greater than or equal to the WDT delta value. This means the counter must be reloaded within a limited timing window using a specific method. The Watchdog Timer counter can be stopped while the processor is in the debug mode. There is a register write protect function which can be enabled to prevent it from changing the Watchdog Timer configuration unexpectedly.

## Real Time Clock – RTC

- 32-bit up-counter with a programmable prescaler
- Alarm function
- Interrupt and Wake-up event

The Real Time Clock, RTC for short, includes an APB interface, a 32-bit count-up counter, a control register, a prescaler, a compare register and a status register. Most of the RTC circuits are located in the Backup Domain except for the APB interface. The APB interface is located in the V<sub>DD15</sub> power domain. Therefore, it is necessary to be isolated from the ISO signal that comes from the power control unit when the V<sub>DD15</sub> power domain is powered off, that is when the device enters the Power-Down mode. The RTC counter is used as a wakeup timer to generate a system resume signal from the Power-Down mode.

## Inter-integrated Circuit – I<sup>2</sup>C

- Supports both master and slave modes with a frequency of up to 1 MHz
- Provide an arbitration function and clock synchronization
- Supports 7-bit and 10-bit addressing modes and general call addressing
- Supports slave multi-addressing mode with maskable address

The I<sup>2</sup>C Module is an internal circuit allowing communication with an external I<sup>2</sup>C interface which is an industry standard two line serial interface used for connection to external hardware. These two serial lines are known as a serial data line, SDA, and a serial clock line, SCL. The I<sup>2</sup>C module provides three data transfer rates: (1) 100 kHz in the Standard mode, (2) 400 kHz in the Fast mode and (3) 1 MHz in the Fast mode plus mode. The SCL period generation register is used to setup different kinds of duty cycle implementations for the SCL pulse.

The SDA line which is connected directly to the I<sup>2</sup>C bus is a bi-directional data line between the master and slave devices and is used for data transmission and reception. The I<sup>2</sup>C module also has an arbitration detect function and clock synchronization to prevent situations where more than one master attempts to transmit data to the I<sup>2</sup>C bus at the same time.

## Serial Peripheral Interface – SPI

- Supports both master and slave mode
- Frequency of up to ( $f_{PCLK}/2$ ) MHz for master mode and ( $f_{PCLK}/3$ ) MHz for slave mode
- FIFO Depth: 8 levels
- Multi-master and multi-slave operation

The Serial Peripheral Interface, SPI, provides an SPI protocol data transmit and receive function in both master and slave modes. The SPI interface uses 4 pins, which are the serial data input and output lines, MISO and MOSI, the clock line, SCK, and the slave select line, SEL. One SPI device acts as a master device which controls the data flow using the SEL and SCK signals to indicate the start of data communication and the data sampling rate. To receive a data byte, the streamed data bits are latched on a specific clock edge and stored in the data register or in the RX FIFO. Data transmission is carried out in a similar way but in a reverse sequence. The mode fault detection provides a capability for multi-master applications.

## Universal Synchronous Asynchronous Receiver Transmitter – USART

- Supports both asynchronous and clocked synchronous serial communication modes
- Asynchronous operating baud rate up to ( $f_{PCLK}/16$ ) MHz and synchronous operating rate up to ( $f_{PCLK}/8$ ) MHz
- Full duplex communication
- Fully programmable serial communication characteristics including:
  - Word length: 7, 8, or 9-bit character
  - Parity: Even, odd, or no-parity bit generation and detection
  - Stop bit: 1 or 2 stop bit generation
  - Bit order: LSB-first or MSB-first transfer
- Error detection: Parity, overrun, and frame error
- Auto hardware flow control mode – RTS, CTS
- IrDA SIR encoder and decoder
- RS485 mode with output enable control
- FIFO Depth:  $16 \times 9$  bits for both receiver and transmitter

The Universal Synchronous Asynchronous Receiver Transceiver, USART, provides a flexible full duplex data exchange using synchronous or asynchronous transfer. The USART is used to translate data between parallel and serial interfaces, and is commonly used for RS232 standard communication. The USART peripheral function supports four types of interrupt including Line Status Interrupt, Transmitter FIFO Empty Interrupt, Receiver Threshold Level Reaching Interrupt and Time Out Interrupt. The USART module includes a 16-byte transmitter FIFO, (TX\_FIFO) and a 16-byte receiver FIFO (RX\_FIFO). The software can detect a USART error status by reading the Line Status Register, LSR. The status includes the type and the condition of transfer operations as well as several error conditions resulting from Parity, Overrun, Framing and Break events.

Features

## Universal Asynchronous Receiver Transmitter – UART

- Asynchronous serial communication operating baud-rate up to ( $f_{PCLK}/16$ ) MHz
- Full duplex communication
- Fully programmable serial communication characteristics including:
  - Word length: 7, 8 or 9-bit character
  - Parity: Even, odd or no-parity bit generation and detection
  - Stop bit: 1 or 2 stop bit generation
  - Bit order: LSB-first or MSB-first transfer
- Error detection: Parity, overrun and frame error

The Universal Asynchronous Receiver Transceiver, UART, provides a flexible full duplex data exchange using asynchronous transfer. The UART is used to translate data between parallel and serial interfaces, and is commonly used for RS232 standard communication. The UART peripheral function supports Line Status Interrupt. The software can detect a UART error status by reading the Line Status Register, LSR. The status includes the type and the condition of transfer operations as well as several error conditions resulting from Parity, Overrun, Framing and Break events.

## Inter-IC Sound – I<sup>2</sup>S

- Master or slave mode
- Mono and stereo
- I2S-justified, Left-justified, and Right-justified mode
- 8/16/24/32-bit sample size with 32-bit channel extended
- 8 × 32-bits Tx & Rx FIFO with PDMA supported
- 8-bit Fractional Clock Divider with rate control

The I<sup>2</sup>S is a synchronous communication interface that can be used as a master or slave to exchange data with other audio peripherals, such as ADCs or DACs. The I<sup>2</sup>S supports a variety of data formats. In addition to the stereo I2S-justified, Left-justified and Right-justified modes, there are mono PCM modes with 8/16/24/32-bit sample size. When the I<sup>2</sup>S operates in the master mode, then when using the fractional divider, it can provide an accurate sampling frequency output and support the rate control function and fine-tuning of the output frequency to avoid system problems caused by the cumulative frequency error between different devices.

## Cyclic Redundancy Check – CRC

- Supports CRC16 polynomial: 0x8005,  
 $X^{16}+X^{15}+X^2+1$
- Supports CCITT CRC16 polynomial: 0x1021,  
 $X^{16}+X^{12}+X^5+1$
- Supports IEEE-802.3 CRC32 polynomial: 0x04C11DB7,  
 $X^{32}+X^{26}+X^{23}+X^{22}+X^{16}+X^{12}+X^{11}+X^{10}+X^8+X^7+X^5+X^4+X^2+X+1$
- Supports 1's complement, byte reverse & bit reverse operation on data and checksum
- Supports byte, half-word & word data size
- Programmable CRC initial seed value
- CRC computation executed in 1 AHB clock cycle for 8-bit data and 4 AHB clock cycles for 32-bit data
- Supports PDMA to complete a CRC computation of a block of memory

The CRC calculation unit is an error detection technique test algorithm which is used to verify data transmission or storage data correctness. A CRC calculation takes a data stream or a block of data as input and generates a 16-bit or 32-bit output remainder. Ordinarily, a data stream is suffixed by a CRC code and used as a checksum when being sent or stored. Therefore, the received or restored data stream is calculated by the same generator polynomial as described above. If the new CRC code result does not match the one calculated earlier, that means data stream contains a data error.

## Peripheral Direct Memory Access – PDMA

- 12 channels with trigger source grouping
- 8/16/32-bit width data transfer
- Supports Address increment, decrement or fixed mode
- 4-level programmable channel priority
- Auto reload mode
- Supports trigger source:  
ADC, SPI, EBI, CRC, USART, UART, I<sup>2</sup>C, I<sup>2</sup>S, GPTM, MCTM, SDIO and software request

The Peripheral Direct Memory Access controller, PDMA, moves data between the peripherals and the system memory on the AHB bus. Each PDMA channel has a source address, destination address, block length and transfer count. The PDMA can exclude the CPU intervention and avoid interrupt service routine execution. It improves system performance as the software does not need to join each data movement operation.

## External Bus Interface – EBI

- Programmable interface for various memory types
- Translate the AHB transactions into the appropriate external device protocol
- Memory bank regions and independent chip select control for each memory bank
- Programmable timings to support a wide range of devices
- Includes page read mode
- Automatic translation when the AHB transaction width and external memory interface width is different
- Write buffer to decrease the stalling of the AHB write burst transaction
- Multiplexed and non-multiplexed address and data line configurations
  - Up to 21 address lines
  - Up to 16-bit data bus width

The external bus interface is able to access external parallel interface devices such as SRAM, Flash and LCD modules. The interface is memory mapped into the internal address map of the CPU. The data and address lines are multiplexed in order to reduce the number of pins required to connect to the external devices. The read/write timing of the bus can be adjusted to meet the timing specification of the external devices. Note the interface only supports asynchronous 8-bit or 16-bit bus interface.

## Universal Serial Bus Device Controller – USB

- Complies with USB 2.0 full-speed (12 Mbps) specification
- On-chip USB full-speed transceiver
- 1 control endpoint (EP0) for control transfer
- 3 single-buffered endpoints for bulk and interrupt transfer
- 4 double-buffered endpoints for bulk, interrupt and isochronous transfer
- 1024-byte EP-SRAM used as the endpoint data buffers

The USB device controller is compliant with the USB 2.0 full-speed specification. There is one control endpoint known as Endpoint 0 and seven configurable endpoints. A 1024-byte SRAM is used as the endpoint buffer. Each endpoint buffer size is programmable using corresponding registers, which provides maximum flexibility for various applications. The integrated USB full-speed transceiver helps to minimize the overall system complexity and cost. The USB functional block also contains the resume and suspend feature to meet the requirements of low-power consumption.

## Secure Digital Input Output – SDIO

- Supports two different data bus modes: 1-bit (default) and 4-bit
- Supports two different speed modes: Normal speed (default) and High speed
- SD clock frequency of up to 48 MHz
- SPI mode and MMC stream mode not supported

The SDIO includes a command register, argument register, response registers, data buffer, timeout counter and error detection logic. The SDIO supports single block and multi-block data transfers and is compatible with the PDMA, minimizing processor intervention for large data transfers.

## Debug Support

- Serial Wire Debug Port SWJ-DP
- 6 instruction comparators and 2 literal comparators for hardware breakpoint or code / literal patches
- 4 comparators for hardware watchpoints
- 1-bit asynchronous trace for serial wire debug mode – TRACESWO

## Package and Operation Temperature

- 46-pin QFN, 48/64-pin LQFP package
- Operation temperature range: -40 °C to 85 °C

## 3 Overview

### Device Information

**Table 1. Features and Peripheral List**

Peripherals		HT32F12345
Main Flash (KB)		63
Option Bytes Flash (KB)		1
SRAM (KB)		16
Timers	MCTM	2
	GPTM	2
	BFTM	2
	RTC	1
	WDT	1
Communication	USB	1
	USART	2
	UART	2
	SPI	2
	I <sup>2</sup> C	2
	I <sup>2</sup> S	1
	PDMA	12 channels
SDIO		1
EBI		1
CRC		1
GPIO		Up to 51
EXTI		16
12-bit ADC		1
Number of channels		Max. 12 Channels
Comparator		2
CPU frequency		Up to 96 MHz
Operating voltage		2.0 V ~ 3.6 V
Operating temperature		-40 °C ~ 85 °C
Package		46-pin QFN, 48/64-pin LQFP

## Block Diagram




Figure 1. Block Diagram

## Memory Map




Figure 2. Memory Map


Overview

**Table 2. Register Map**

Start Address	End Address	Peripheral	Bus
0x4000_0000	0x4000_0FFF	USART0	APB0
0x4000_1000	0x4000_1FFF	UART0	
0x4000_2000	0x4000_3FFF	Reserved	
0x4000_4000	0x4000_4FFF	SPI0	
0x4000_5000	0x4000_FFFF	Reserved	
0x4001_0000	0x4001_0FFF	ADC	
0x4001_1000	0x4002_1FFF	Reserved	
0x4002_2000	0x4002_2FFF	AFIO	
0x4002_3000	0x4002_3FFF	Reserved	
0x4002_4000	0x4002_4FFF	EXTI	
0x4002_5000	0x4002_5FFF	Reserved	
0x4002_6000	0x4002_6FFF	I2S	
0x4002_7000	0x4002_BFFF	Reserved	
0x4002_C000	0x4002_CFFF	MCTM0	
0x4002_D000	0x4002_DFFF	MCTM1	
0x4002_E000	0x4003_FFFF	Reserved	
0x4004_0000	0x4004_0FFF	USART1	
0x4004_1000	0x4004_1FFF	UART1	
0x4004_2000	0x4004_3FFF	Reserved	
0x4004_4000	0x4004_4FFF	SPI1	
0x4004_5000	0x4004_7FFF	Reserved	
0x4004_8000	0x4004_8FFF	I2C0	APB1
0x4004_9000	0x4004_9FFF	I2C1	
0x4004_A000	0x4005_7FFF	Reserved	
0x4005_8000	0x4005_8FFF	CMP	
0x4005_9000	0x4006_7FFF	Reserved	
0x4006_8000	0x4006_8FFF	WDT	
0x4006_9000	0x4006_9FFF	Reserved	
0x4006_A000	0x4006_AFFF	RTC/PWRCU	
0x4006_B000	0x4006_DFFF	Reserved	
0x4006_E000	0x4006_EFFF	GPTM0	
0x4006_F000	0x4006_FFFF	GPTM1	
0x4007_0000	0x4007_5FFF	Reserved	
0x4007_6000	0x4007_6FFF	BFTM0	
0x4007_7000	0x4007_7FFF	BFTM1	
0x4007_8000	0x4007_FFFF	Reserved	

Start Address	End Address	Peripheral	Bus
0x4008_0000	0x4008_1FFF	FMC	AHB
0x4008_2000	0x4008_7FFF	Reserved	
0x4008_8000	0x4008_9FFF	CKCU/RSTCU	
0x4008_A000	0x4008_BFFF	CRC-16/32	
0x4008_C000	0x4008_FFFF	Reserved	
0x4009_0000	0x4009_1FFF	PDMA Control Registers	
0x4009_2000	0x4009_7FFF	Reserved	
0x4009_8000	0x4009_9FFF	EBI Control Registers	
0x4009_A000	0x4009_FFFF	Reserved	
0x400A_0000	0x400A_1FFF	SDIO	
0x400A_2000	0x400A_7FFF	Reserved	
0x400A_8000	0x400A_9FFF	USB Control Registers	
0x400A_A000	0x400A_BFFF	USB SRAM	
0x400A_C000	0x400A_FFFF	Reserved	
0x400B_0000	0x400B_1FFF	GPIOA	
0x400B_2000	0x400B_3FFF	GPIOB	
0x400B_4000	0x400B_5FFF	GPIOC	
0x400B_6000	0x400B_7FFF	GPIOD	
0x400B_8000	0x400F_FFFF	Reserved	

## Clock Structure



**Figure 3. Clock Structure**

## 4 Pin Assignment

HT32F12345 46 QFN-A																								
AF0 (Default)	AF0 (Default)															AF1								
	P33	33V	AP	AP	33V	33V	33V	33V	33V	33V	33V	33V	33V	VSS_2	PB2	PB3	PB4	PB5	PB6	PB7	PB8	PB9	PB10	PB11
PA1	1	33V			P33	3.3 V Digital Power Pad												P33	32	VDD_2				
PA2	2	33V			AP	3.3 V Analog Power Pad												33V	31	PB1				
PA3	3	33V			P15	1.5 V Power Pad												33V	30	PB0				
PA4	4	33V			33V	3.3 V Digital & Analog IO Pad												33V	29	PA15				
PA5	5	33V			33V	3.3 V Digital I/O Pad												33V	28	PA14				
PA6	6	33V			USB	USB PHY Pad												33V	27	SWDIO	PA13			
PA7	7	33V			BAK	Backup Domain Pad												33V	26	SWCLK	PA12			
USBDM/ PB12	8	USB																33V	25	PA11				
USBDP/ PB13	9	USB																33V	24	PA10				
			P15	P33	P33	BAK 33V	BAK P33	BAK 33V	BAK 33V	BAK 33V	33V	33V	33V	33V	33V	33V	PAG BOOT1	PA8 BOOT0						
			10	11	12	13	14	15	16	17	18	19	20	21	22	23	PD2	PD1	XTALIN	PB15				
																	RTCOUT	PC15						
																	X32KOUT	PC14						
																	X32KIN	PC13						
																	CLDO							

Figure 4. 46-pin QFN Pin Assignment

**HT32F12345**  
**48 LQFP-A**

		AF0 (Default)												AF1		
AF0 (Default)		○												AF0 (Default)		
PA0	1	33V												P33	36	VSS_2
PA1	2	33V			P33	3.3 V Digital Power Pad								P33	35	VDD_2
PA2	3	33V			AP	3.3 V Analog Power Pad								33V	34	PB1
PA3	4	33V			P15	1.5 V Power Pad								33V	33	PB0
PA4	5	33V			33V	3.3 V Digital & Analog I/O Pad							33V	32	PA15	
PA5	6	33V			33V	3.3 V Digital I/O Pad							33V	31	PA14	
PA6	7	33V			BAK	Backup Domain Pad							33V	30	SWDIO	
PA7	8	33V			USB	USB PHY Pad							33V	29	SWCLK	
VDD_3	9	P33			P15								33V	28	PA11	
VSS_3	10	P33			P33								33V	27	PA10	
USBDM/ PB12	11	USB			BAK								33V	26	PA9_ BOOT1	
USBDP/ PB13	12	USB			33V								33V	25	PA8_ BOOT0	
					13	14	15	16	17	18	19	20	21	22	PD1	
					P33	P33	BAK 33V	BAK P33	BAK 33V	BAK 33V	BAK 33V	33V	33V	33V	PD2	
					BAK	BAK	BAK	BAK	BAK	BAK	BAK	33V	33V	33V	XtalOut	
					33V	33V	33V	33V	33V	33V	33V	33V	33V	33V	PB15	
					nRST										PB14	
					VBAT										PC15	
					VSS_1										PC14	
					CLDO										PC13	
					VDD_1										X32KIN	

**Figure 5. 48-pin LQFP Pin Assignment**

**HT32F12345**  
**64 LQFP-A**

The diagram shows the pin assignment for the HT32F12345 64 LQFP-A package. It includes a legend for pad types:

- P33: 3.3 V Digital Power Pad
- AP: 3.3 V Analog Power Pad
- P15: 1.5 V Power Pad
- 33V: 3.3 V Digital & Analog I/O Pad
- 33V: 3.3 V Digital I/O Pad
- USB: USB PHY Pad
- BAK: Backup Domain Pad

	Pin Number																AF0 (Default)		AF1			
AF0 (Default)																						
			64	63	62	61	60	59	58	57	56	55	54	53	52	51	50	49				
	AP	AP	33V	33V	33V	33V	33V	33V	33V	P33	P33	33V	33V	33V	33V	33V	33V					
PA0	1	33V																33V	48	PC6		
PA1	2	33V																33V	47	PC5		
PA2	3	33V																33V	46	PC4		
PA3	4	33V								P33	3.3 V Digital Power Pad							33V	45	PB1		
PA4	5	33V								AP	3.3 V Analog Power Pad							33V	44	PB0		
PA5	6	33V								P15	1.5 V Power Pad							P33	43	VSS_2		
PA6	7	33V								33V	3.3 V Digital & Analog I/O Pad							P33	42	VDD_2		
PA7	8	33V								33V	3.3 V Digital I/O Pad							33V	41	PA15		
VDD_3	9	P33								USB	USB PHY Pad							33V	40	PA14		
VSS_3	10	P33								BAK	Backup Domain Pad							33V	39	SWDIO	PA13	
PC9	11	33V																33V	38	SWCLK	PA12	
PC10	12	33V																33V	37	PA11		
PC11	13	33V																33V	36	PA10		
PC12	14	33V																33V	35	PA9 BOOT1		
USBDM/ PB12	15	USB																33V	34	PA8 BOOT0		
USBDP/ PB13	16	USB																33V	33	PC3		
			P15	P33	P33	BAK 33V	BAK P33	BAK 33V	BAK 33V	33V	33V	33V	33V	33V	33V	33V	XTALOUT	PB15				
			17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	PC14			
			CLDO			nRST		VBAT	X32KIN	R1COUT	PD0	PC15							PC13			
						VSS_1																

**Figure 6. 64-pin LQFP Assignment**

**Table 3. Series Pin Assignment for 46-pin QFN, 48/64-pin LQFP Package**

Package				Alternate Function Mapping															
				AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
64 LQFP	48 LQFP	46 QFN	System Default	GPIO	ADC	CMP	MCTM /GPTM	SPI	USART /UART	I <sup>2</sup> C	N/A	EBI	I <sup>2</sup> S	SDIO	N/A	N/A	N/A	N/A	System Other
1	1	46	PA0		ADC_IN0		GT1_CH0	SPI1_SCK	USR0_RTS	I <sup>2</sup> C1_SCL			I <sup>2</sup> S_WS						
2	2	1	PA1		ADC_IN1		GT1_CH1	SPI1_MOSI	USR0_CTS	I <sup>2</sup> C1_SDA			I <sup>2</sup> S_BCLK	SD_DAT1					
3	3	2	PA2		ADC_IN2		GT1_CH2	SPI1_MISO	USR0_TX				I <sup>2</sup> S_SDO	SD_DAT2					
4	4	3	PA3		ADC_IN3		GT1_CH3	SPI1_SEL	USR0_RX				I <sup>2</sup> S_SD1	SD_DAT3					
5	5	4	PA4		ADC_IN4		GT0_CH0	SPI0_SCK	USR1_TX	I <sup>2</sup> C0_SCL				SD_CMD					
6	6	5	PA5		ADC_IN5		GT0_CH1	SPI0_MOSI	USR1_RX	I <sup>2</sup> C0_SDA				SD_CLK					
7	7	6	PA6		ADC_IN6		GT0_CH2	SPI0_MISO	USR1_RTS					SD_DAT0					
8	8	7	PA7		ADC_IN7		GT0_CH3	SPI0_SEL	USR1_CTS				I <sup>2</sup> S_MCLK						
9	9		VDD_3																
10	10	EP*	VSS_3																
11			PC9		ADC_IN8		GT0_CH0	SPI1_SEL	UR0_TX	I <sup>2</sup> C1_SCL		EBI_A19		SD_DAT0					
12			PC10		ADC_IN9		GT0_CH1	SPI1_SCK	UR0_RX	I <sup>2</sup> C1_SDA		EBI_A20		SD_DAT1					
13			PC11		ADC_IN10		GT0_CH2	SPI1_MOSI				EBI_A0		SD_DAT2					
14			PC12		ADC_IN11		GT0_CH3	SPI1_MISO				EBI_A1		SD_DAT3					
15	11	8	PB12				MT1_CH2		USR0_TX	I <sup>2</sup> C0_SCL									
15	11	8	USBDM																
16	12	9	USBDP																
16	12	9	PB13				MT1_CH2N		USR0_RX	I <sup>2</sup> C0_SDA									
17	13	10	CLDO																
18	14	11	VDD_1																
19	15	12	VSS_1																
20	16	13	nRST																
21	17	14	VBAT																
22	18	15	X32KIN	PC13															
23	19	16	X32KOUT	PC14															
24	20	17	RTCOUT	PC15															WAKEUP
25			PD0				MT1_ETI			I <sup>2</sup> C0_SDA		EBI_A18	I <sup>2</sup> S_SD1	SD_CMD					
26	21	18	XTALIN	PB14															
27	22	19	XTALOUT	PB15															
28	23	20	PD1				MT1_CH0	SPI0_SEL		I <sup>2</sup> C1_SCL		EBI_A16	I <sup>2</sup> S_MCLK	SD_CLK					
29	24	21	PD2				MT1_CH0N	SPI0_SCK		I <sup>2</sup> C1_SDA		EBI_A17		SD_CMD					
30			PC0				GT1_CH0	SPI1_SEL				EBI_AD13	I <sup>2</sup> S_WS	SD_DAT1					
31			PC1				GT1_CH1	SPI1_SCK				EBI_AD14	I <sup>2</sup> S_BCLK	SD_DAT2					
32			PC2				GT1_CH2	SPI1_MOSI	UR1_TX	I <sup>2</sup> C0_SCL		EBI_AD15	I <sup>2</sup> S_SDO	SD_DAT3					
33			PC3				GT1_CH3	SPI1_MISO	UR1_RX	I <sup>2</sup> C0_SDA		EBI_CS3	I <sup>2</sup> S_SD1	SD_DAT0					

Package				Alternate Function Mapping														
				AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14
64 LQFP	48 LQFP	46 QFN	System Default	GPIO	ADC	CMP	MCTM /GPTM	SPI	USART /UART	I <sup>2</sup> C	N/A	EBI	I2S	SDIO	N/A	N/A	N/A	System Other
34	25	22	PA8 _BOOT0				GT0 _ETI		USR0 _TX				I2S _MCLK					CKOUT
35	26	23	PA9 _BOOT1					SPI0 _MOSI				EBI _A1	I2S _WS					
36	27	24	PA10				MT1 _CH1		USR0 _RX					SD _DAT0				
37	28	25	PA11				MT1 _CH1N	SPI0 _MISO				EBI _A0	I2S _MCLK					TRACESWO
38	29	26	SWCLK	PA12														
39	30	27	SWDIO	PA13														
40	31	28	PA14				MT0 _CH0	SPI1 _SEL	USR1 _TX			EBI _AD0						
41	32	29	PA15				MT0 _CH0N	SPI1 _SCK	USR1 _RX			EBI _AD1						
42			VDD_2															
43			VSS_2															
44	33	30	PB0				MT0 _CH1	SPI1 _MOSI	USR0 _TX	I2C0 _SCL		EBI _AD2						
45	34	31	PB1				MT0 _CH1N	SPI1 _MISO	USR0 _RX	I2C0 _SDA		EBI _AD3						
46			PC4				MT1 _CH2		USR1 _RTS			EBI _AD10	SD _CLK					
47			PC5				MT1 _CH2N		USR1 _CTS			EBI _AD11	SD _CMD					
48			PC6				MT1 _CH3					EBI _AD12	SD _DAT0					
	35	32	VDD_2															
	36	33	VSS_2															
49	37	34	PB2				MT0 _CH2	SPI0 _SEL	UR0 _TX			EBI _AD4						
50	38	35	PB3				MT0 _CH2N	SPI0 _SCK	UR0 _RX			EBI _AD5						
51	39	36	PB4				MT0 _BRK	SPI0 _MOSI	UR1 _TX			EBI _AD6						
52	40	37	PB5				MT1 _BRK	SPI0 _MISO	UR1 _RX			EBI _AD7						
53			PC7				MT0 _CH3			I2C0 _SCL		EBI _AD8		SD _CMD				
54			PC8				MT0 _ETI			I2C0 _SDA		EBI _AD9		SD _CLK				
55			VDD_4															
56			VSS_4															
57	41	38	PB6				CN0	MT1 _CH0	SPI1 _SEL	UR1 _TX		EBI _OE	I2S _MCLK					
58	42	39	PB7				CP0	MT1 _CH0N	SPI1 _SCK			EBI _CS0						
59	43	40	PB8				COUT0	GT1 _ETI	SPI1 _MOSI	UR1 _RX		EBI _WE						
60	44	41	PB9				CN1	MT1 _CH2	SPI1 _MISO	UR0 _TX		EBI _ALE	I2S _BCLK	SD _DAT1				
61	45	42	PB10				CP1	MT1 _CH2N			I2C1 _SCL		EBI _CS1	I2S _SDO	SD _DAT2			
62	46	43	PB11				COUT1	MT1 _CH3		UR0 _RX	I2C1 _SDA		EBI _CS2	I2S _SDI	SD _DAT3			
63	47	44	VDDA															
64	48	45	VSSA															

Note: The EP is the exposed pad of the QFN package.

**Table 4. Pin Description**

Pin Number			Pin Name	Type <sup>(1)</sup>	I/O Structure <sup>(2)</sup>	Output Driving	Description	
64 LQFP	48 LQFP	46 QFN					Default Function (AF0)	
1	1	46	PA0	AI/O	33V	4/8/12/16 mA	PA0	
2	2	1	PA1	AI/O	33V	4/8/12/16 mA	PA1	
3	3	2	PA2	AI/O	33V	4/8/12/16 mA	PA2	
4	4	3	PA3	AI/O	33V	4/8/12/16 mA	PA3	
5	5	4	PA4	AI/O	33V	4/8/12/16 mA	PA4	
6	6	5	PA5	AI/O	33V	4/8/12/16 mA	PA5	
7	7	6	PA6	AI/O	33V	4/8/12/16 mA	PA6	
8	8	7	PA7	AI/O	33V	4/8/12/16 mA	PA7	
9	9		VDD_3	P	—	—	Voltage for digital I/O	
10	10	EP <sup>(1)</sup>	VSS_3	P	—	—	Ground reference for digital I/O	
11			PC9	AI/O	33V	4/8/12/16 mA	PC9	
12			PC10	AI/O	33V	4/8/12/16 mA	PC10	
13			PC11	AI/O	33V	4/8/12/16 mA	PC11	
14			PC12	AI/O	33V	4/8/12/16 mA	PC12	
15	11	8	PB12	I/O	33V	4/8/12/16 mA	PB12	
15	11	8	USBDM	AI/O	—	—	USB Differential data bus conforming to the Universal Serial Bus standard	
16	12	9	USBDP	AI/O	—	—	USB Differential data bus conforming to the Universal Serial Bus standard	
16	12	9	PB13	I/O	33V	4/8/12/16 mA	PB13	
17	13	10	CLDO	P	—	—	Core power LDO 1.5 V output. It is recommended to connect a 4.7 µF capacitor as close as possible between this pin and VSS_1.	
18	14	11	VDD_1	P	—	—	Voltage for digital I/O	
19	15	12	VSS_1	P	—	—	Ground reference for digital I/O	
20	16	13	nRST	I(BK <sup>(1)</sup> )	33V_PU	—	External reset pin and external wakeup pin in the Power-Down mode	
21	17	14	VBAT	P	—	—	Battery power input for the backup domain	
22	18	15	PC13 <sup>(4)</sup>	AI/O(BK)	33V	< 2 mA	X32KIN	
23	19	16	PC14 <sup>(4)</sup>	AI/O(BK)	33V	< 2 mA	X32KOUT	
24	20	17	PC15 <sup>(4)</sup>	I/O(BK)	33V	< 2 mA	RTCOUT	
25			PD0	I/O	33V	4/8/12/16 mA	PD0	
26	21	18	PB14	AI/O	33V	4/8/12/16 mA	XTALIN	
27	22	19	PB15	AI/O	33V	4/8/12/16 mA	XTALOUT	
28	23	20	PD1	I/O	33V	4/8/12/16 mA	PD1	
29	24	21	PD2	I/O	33V	4/8/12/16 mA	PD2	
30			PC0	I/O	33V	4/8/12/16 mA	PC0	
31			PC1	I/O	33V	4/8/12/16 mA	PC1	
32			PC2	I/O	33V	4/8/12/16 mA	PC2	
33			PC3	I/O	33V	4/8/12/16 mA	PC3	
34	25	22	PA8	I/O	33V_PU	4/8/12/16 mA	PA8_BOOT0	
35	26	23	PA9	I/O	33V_PU	4/8/12/16 mA	PA9_BOOT1	

Pin Number			Pin Name	Type <sup>(1)</sup>	I/O Structure <sup>(2)</sup>	Output Driving	Description	
64 LQFP	48 LQFP	46 QFN					Default Function (AF0)	
36	27	24	PA10	I/O	33V	4/8/12/16 mA	PA10	
37	28	25	PA11	I/O	33V	4/8/12/16 mA	PA11	
38	29	26	PA12	I/O	33V_PU	4/8/12/16 mA	SWCLK	
39	30	27	PA13	I/O	33V_PU	4/8/12/16 mA	SWDIO	
40	31	28	PA14	I/O	33V_PU	4/8/12/16 mA	PA14	
41	32	29	PA15	I/O	33V_PU	4/8/12/16 mA	PA15	
42			VDD_2	P	—	—	Voltage for digital I/O	
43			VSS_2	P	—	—	Ground reference for digital I/O	
44	33	30	PB0	I/O	33V	4/8/12/16 mA	PB0	
45	34	31	PB1	I/O	33V	4/8/12/16 mA	PB1	
46			PC4	I/O	33V	4/8/12/16 mA	PC4	
47			PC5	I/O	33V	4/8/12/16 mA	PC5	
48			PC6	I/O	33V	4/8/12/16 mA	PC6	
	35	32	VDD_2	P	—	—	Voltage for digital I/O	
	36	33	VSS_2	P	—	—	Ground reference for digital I/O	
49	37	34	PB2	I/O	33V	4/8/12/16 mA	PB2	
50	38	35	PB3	I/O	33V	4/8/12/16 mA	PB3	
51	39	36	PB4	I/O	33V	4/8/12/16 mA	PB4	
52	40	37	PB5	I/O	33V	4/8/12/16 mA	PB5	
53			PC7	I/O	33V	4/8/12/16 mA	PC7	
54			PC8	I/O	33V	4/8/12/16 mA	PC8	
55			VDD_4	P	—	—	Voltage for digital I/O	
56			VSS_4	P	—	—	Ground reference for digital I/O	
57	41	38	PB6	AI/O	33V	4/8/12/16 mA	PB6	
58	42	39	PB7	AI/O	33V	4/8/12/16 mA	PB7	
59	43	40	PB8	AI/O	33V	4/8/12/16 mA	PB8	
60	44	41	PB9	AI/O	33V	4/8/12/16 mA	PB9	
61	45	42	PB10	AI/O	33V	4/8/12/16 mA	PB10	
62	46	43	PB11	AI/O	33V	4/8/12/16 mA	PB11	
63	47	44	VDDA	P	—	—	Analog voltage for ADC and Comparator	
64	48	45	VSSA	P	—	—	Ground reference for the ADC and Comparator	

Note: 1. I = Input, O = Output, A = Analog port, P = Power supply, PU = Pull-up, BK = Backup domain, EP = Exposed pad of the QFN package.

2. 33V = 3.3 V tolerant.
3. The GPIOs are in an AF0 state after a  $V_{DD15}$  power on reset (POR) except for the RTCOUT pin in the Backup Domain I/O. The RTCOUT pin is reset by the Backup Domain power-on-reset (PORB) or by the Backup Domain software reset (BAK\_RST bit in BAK\_CR register).
4. The backup domain of the I/O pins have a source current capability limitation of < 2 mA @  $V_{DD} = 3.3$  V and sink current typical is 4/8 mA configurable @  $V_{DD} = 3.3$  V.

## 5 Electrical Characteristics

### Absolute Maximum Ratings

The following table shows the absolute maximum ratings of the device. These are stress ratings only. Stresses beyond absolute maximum ratings may cause permanent damage to the device. Note that the device is not guaranteed to operate properly at the maximum ratings. Exposure to the absolute maximum rating conditions for extended periods may affect device reliability.

**Table 5. Absolute Maximum Ratings**

Symbol	Parameter	Min.	Max.	Unit
$V_{DD}$	External main supply voltage	$V_{SS} - 0.3$	$V_{SS} + 3.6$	V
$V_{DDA}$	External analog supply voltage	$V_{SSA} - 0.3$	$V_{SSA} + 3.6$	V
$V_{BAT}$	External battery supply voltage	$V_{SS} - 0.3$	$V_{SS} + 3.6$	V
$V_{IN}$	Input voltage on other I/O	$V_{SS} - 0.3$	$V_{DD} + 0.3$	V
$T_A$	Ambient operating temperature range	-40	85	°C
$T_{STG}$	Storage temperature range	-55	150	°C
$T_J$	Maximum junction temperature	—	125	°C
$P_D$	Total power dissipation	—	500	mW
$V_{ESD}$	Electrostatic discharge voltage - human body mode	-4000	4000	V

### Recommended DC Operating Conditions

**Table 6. Recommended DC Operating Conditions**

$T_A = 25^\circ\text{C}$ , unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
$V_{DD}$	I/O operating voltage	—	2.0	3.3	3.6	V
$V_{DDA}$	Analog operating voltage	—	2.5	3.3	3.6	V
$V_{BAT}$	Battery supply operating voltage	—	2.0	3.3	3.6	V

### On-Chip LDO Voltage Regulator Characteristics

**Table 7. LDO Characteristics**

$T_A = 25^\circ\text{C}$ , unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
$V_{LDO}$	Internal regulator output voltage	$V_{DD} \geq 2.0\text{ V}$ Regulator input @ $I_{LDO} = 35\text{ mA}$ and voltage variant = ±5 %, After trimming	1.425	1.5	1.57	V
$I_{LDO}$	Output current	$V_{DD} = 2.0\text{ V}$ Regulator input @ $V_{LDO} = 1.5\text{ V}$	—	50	75	mA
$C_{LDO}$	External filter capacitor value for internal core power supply	The capacitor value is dependent on the core power current consumption	2.2	4.7	—	μF

## Power Consumption

Table 8. Power Consumption Characteristics

T<sub>A</sub> = 25 °C, unless otherwise specified.

Symbol	Parameter	f <sub>HCLK</sub>	Conditions		Min.	Typ.	Max.	Unit
I <sub>DD</sub>	Supply current (Run mode)	96 MHz	V <sub>DD</sub> = V <sub>BAT</sub> = 3.3 V	All peripherals enabled	—	42	—	mA
			HSI = 8 MHz	All peripherals disabled	—	22	—	
		72 MHz	V <sub>DD</sub> = V <sub>BAT</sub> = 3.3 V	All peripherals enabled	—	35	—	
			HSI = 8 MHz	All peripherals disabled	—	20	—	
		48 MHz	V <sub>DD</sub> = V <sub>BAT</sub> = 3.3 V	All peripherals enabled	—	28	—	
			HSI = 8 MHz	All peripherals disabled	—	17	—	
		24 MHz	V <sub>DD</sub> = V <sub>BAT</sub> = 3.3 V	All peripherals enabled	—	17	—	
			HSI = 8 MHz	All peripherals disabled	—	10	—	
		8 MHz	V <sub>DD</sub> = V <sub>BAT</sub> = 3.3 V	All peripherals enabled	—	8.0	—	μA
			HSI = 8 MHz	All peripherals disabled	—	5.0	—	
		1 MHz	V <sub>DD</sub> = V <sub>BAT</sub> = 3.3 V	All peripherals enabled	—	3.0	—	μA
			HSI = 8 MHz	All peripherals disabled	—	2.7	—	
		32 kHz	V <sub>DD</sub> = V <sub>BAT</sub> = 3.3 V	All peripherals enabled	—	75	—	μA
			LSI = 32 kHz	All peripherals disabled	—	65	—	
	Supply current (Sleep mode)	96 MHz	V <sub>DD</sub> = V <sub>BAT</sub> = 3.3 V	All peripherals enabled	—	27.5	—	mA
			HSI = 8 MHz	All peripherals disabled	—	3.5	—	
	Supply current (Deep-Sleep1 mode)	—	V <sub>DD</sub> = V <sub>BAT</sub> = 3.3 V, All clock off (HSI/PLL/f <sub>HCLK</sub> ), LDO in low power mode, LSE off, LSI on, RTC on	—	30	—	—	μA
	Supply current (Deep-Sleep2 mode)	—	V <sub>DD</sub> = V <sub>BAT</sub> = 3.3 V, All clock off (HSI/PLL/f <sub>HCLK</sub> ), LDO off (DMOS on), LSE off, LSI on, RTC on	—	5	—	—	μA
	Supply current (Power-Down mode)	—	V <sub>DD</sub> = V <sub>BAT</sub> = 3.3 V, LDO off, LSE on, LSI on, RTC on	—	3.1	—	—	μA
		—	V <sub>DD</sub> = V <sub>BAT</sub> = 3.3 V, LDO off, LSE off, LSI on, RTC off	—	1.6	—	—	μA
I <sub>BAT</sub>	Battery supply current (Power-Down mode)	—	V <sub>DD</sub> not present, V <sub>BAT</sub> = 3.3 V, LDO off, LSE on, LSI on, RTC on	—	2.7	—	—	μA
			V <sub>DD</sub> not present, V <sub>BAT</sub> = 3.3 V, LDO off, LSE off, LSI on, RTC off	—	1.3	—	—	μA

- Note: 1. HSE means high speed external oscillator. HSI means 8 MHz high speed internal oscillator.  
 2. LSE means 32.768 kHz low speed external oscillator. LSI means 32 kHz low speed internal oscillator.  
 3. RTC means real time clock.  
 4. Code = while (1) { 208 NOP } executed in Flash.

## Reset and Supply Monitor Characteristics

**Table 9.  $V_{DD}$  Power Reset Characteristics**

$T_A = 25^\circ C$ , unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
$V_{POR}$	Power on reset threshold (Rising Voltage on $V_{DD}$ )	$T_A = -40^\circ C \sim 85^\circ C$	1.66	1.79	1.90	V
$V_{PDR}$	Power down reset threshold (Falling Voltage on $V_{DD}$ )		1.49	1.64	1.78	V
$V_{PORHYST}$	POR hysteresis	—	—	150	—	mV
$t_{POR}$	Reset delay time	$V_{DD} = 3.3 V$	—	0.1	0.2	ms

- Note: 1. Data based on characterization results only, not tested in production.  
 2. Guaranteed by design, not tested in production.  
 3. If the LDO will be turn on, the VDD POR has to be in the de-assertion condition. When the VDD POR is in the assertion state then the LDO will be turn off.

**Table 10. LVD/BOD Characteristics**

$T_A = 25^\circ C$ , unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
$V_{BOD}$	Voltage of Brown Out Detection	$T_A = -40^\circ C \sim 85^\circ C$ After factory-trimmed ( $V_{DD}$ Falling edge)	2.02	2.1	2.18	V
$V_{LVD}$	Voltage of Low Voltage Detection	$T_A = -40^\circ C \sim 85^\circ C$ ( $V_{DD}$ Falling edge)	LVDS = 000	2.17	2.25	V
			LVDS = 001	2.32	2.4	V
			LVDS = 010	2.47	2.55	V
			LVDS = 011	2.62	2.7	V
			LVDS = 100	2.77	2.85	V
			LVDS = 101	2.92	3.0	V
			LVDS = 110	3.07	3.15	V
			LVDS = 111	3.22	3.3	V
$V_{LVDHTST}$	LVD hysteresis	$V_{DD} = 3.3 V$	—	—	100	mV
$t_{SULVD}$	LVD Setup time	$V_{DD} = 3.3 V$	—	—	5	$\mu s$
$t_{ATLVD}$	LVD active delay time	$V_{DD} = 3.3 V$	—	—	—	$\mu s$
$I_{DDLVD}$	Operation current <sup>(3)</sup>	$V_{DD} = 3.3 V$	—	—	5	$\mu A$

- Note: 1. Data based on characterization results only, not tested in production.  
 2. Guaranteed by design, not tested in production.  
 3. Bandgap current is not included.  
 4. LVDS field is in PWRCU LVDCSR register.

## External Clock Characteristics

**Table 11. High Speed External Clock (HSE) Characteristics**

$T_A = 25^\circ\text{C}$ , unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
$V_{DD}$	Operation Range	—	2.0	—	3.6	V
$f_{HSE}$	High Speed External oscillator frequency (HSE)	—	4	—	16	MHz
$C_{LHSE}$	Load capacitance	$V_{DD} = 3.3 \text{ V}$ , $R_{ESR} = 100 \Omega$ @ 16 MHz	—	—	22	pF
$R_{FHSE}$	Internal feedback resistor between XTALIN and XTALOUT pins	$V_{DD} = 3.3 \text{ V}$	—	1	—	MΩ
$R_{ESR}$	Equivalent Series Resistance	$V_{DD} = 3.3 \text{ V}, C_L = 12 \text{ pF}$ @ 16 MHz, HSEDR = 0	—	—	100	Ω
		$V_{DD} = 2.4 \text{ V}, C_L = 12 \text{ pF}$ @ 16 MHz, HSEDR = 1	—	—	200	
$D_{HSE}$	HSE oscillator Duty cycle	—	40	—	60	%
$I_{DDHSE}$	HSE oscillator current consumption	$V_{DD} = 3.3 \text{ V}$ $C_L = 12 \text{ pF}$ HSEDR = 0	8 MHz	0.75	—	mA
			16 MHz	1	—	
$I_{PWDHSE}$	HSE oscillator power down current	$V_{DD} = 3.3 \text{ V}$	—	—	0.01	μA
$t_{SUHSE}$	HSE oscillator startup time	$V_{DD} = 3.3 \text{ V}$ @ 8 MHz, HSEDR = 0	—	—	4	ms

**Table 12. Low Speed External Clock (LSE) Characteristics**

$T_A = 25^\circ\text{C}$ , unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
$V_{BAK}$	Operation Range	—	2.0	—	3.6	V
$f_{CK\_LSE}$	Frequency of LSE	$V_{BAK} = 2.0 \text{ V} \sim 3.6 \text{ V}$	—	32.768	—	kHz
$R_F$	Internal feedback resistor	—	—	10	—	MΩ
$R_{ESR}$	Equivalent Series Resistance	$V_{BAK} = 3.3 \text{ V}$	30	—	TBD	kΩ
$C_L$	Recommended load capacitances	$V_{BAK} = 3.3 \text{ V}$	6	—	TBD	pF
$I_{DDLSE}$	Oscillator supply current (High current mode)	$f_{CK\_LSE} = 32.768 \text{ kHz}$ , $R_{ESR} = 50 \text{ k}\Omega$ , $C_L \geq 7 \text{ pF}$ $V_{BAK} = 2.0 \text{ V} \sim 2.7 \text{ V}$ , $T_A = -40^\circ\text{C} \sim 85^\circ\text{C}$	—	3.3	6.3	μA
	Oscillator supply current (Low current mode)	$f_{CK\_LSE} = 32.768 \text{ kHz}$ , $R_{ESR} = 50 \text{ k}\Omega$ , $C_L < 7 \text{ pF}$ $V_{BAK} = 2.0 \text{ V} \sim 3.6 \text{ V}$ , $T_A = -40^\circ\text{C} \sim 85^\circ\text{C}$	—	1.8	3.3	μA
	Power down current	—	—	—	0.01	μA
$t_{SULSE}$	Startup time (Low current mode)	$f_{CK\_LSE} = 32.768 \text{ kHz}$ , $V_{BAK} = 2.7 \text{ V} \sim 3.6 \text{ V}$	—	2.5	—	s

Note: The following guidelines are recommended to increase the robustness of the crystal circuit of the HSE / LSE clock in the PCB layout phase.

1. The crystal oscillator should be located as close as possible to the MCU so that the trace length would be as short as possible to reduce the parasitic capacitance.

2. Shield lines in the vicinity of the crystal by using a ground plane to isolate signals and reduce noise.
3. Keep the frequently switching signal lines away from the crystal area to prevent the crosstalk.

## Internal Clock Characteristics

**Table 13. High Speed Internal Clock (HSI) Characteristics**

$T_A = 25^\circ\text{C}$ , unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
$V_{DD}$	Operation Range	—	2.0	—	3.6	V
$f_{HSI}$	Frequency of HSI	$V_{DD} = 3.3 \text{ V} @ 25^\circ\text{C}$	—	8	—	MHz
$ACC_{HSI}$	Frequency accuracy of the factory-calibrated HSI oscillator	$V_{DD} = 3.3 \text{ V}, T_A = 25^\circ\text{C}$	-2	—	2	%
		$V_{DD} = 2.5 \text{ V} \sim 3.6 \text{ V}, T_A = -40^\circ\text{C} \sim 85^\circ\text{C}$	-3	—	3	%
		$V_{DD} = 2.0 \text{ V} \sim 3.6 \text{ V}, T_A = -40^\circ\text{C} \sim 85^\circ\text{C}$	-4	—	4	%
Duty	Duty cycle	$f_{HSI} = 8 \text{ MHz}$	35	—	65	%
$I_{DDHSI}$	Oscillator supply current	$f_{HSI} = 8 \text{ MHz}$	—	220	250	$\mu\text{A}$
	Power down current		—	—	0.05	$\mu\text{A}$
$t_{SUHSI}$	Startup time	$f_{HSI} = 8 \text{ MHz}$	—	—	10	$\mu\text{s}$

**Table 14. Low Speed Internal Clock (LSI) Characteristics**

$T_A = 25^\circ\text{C}$ , unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
$f_{LSI}$	Low Speed Internal Oscillator Frequency (LSI)	$V_{BAK} = 3.3 \text{ V}, T_A = -40^\circ\text{C} \sim 85^\circ\text{C}$	21	32	43	kHz
$ACC_{LSI}$	Frequency accuracy of LSI	After factory-trimmed, $V_{BAK} = 3.3 \text{ V}, T_A = 25^\circ\text{C}$	-10	—	+10	%
$I_{DDLSI}$	LSI Oscillator Operating current	$V_{BAK} = 3.3 \text{ V}, T_A = 25^\circ\text{C}$	—	0.8	1.2	$\mu\text{A}$
$t_{SULSI}$	LSI Oscillator startup time	$V_{BAK} = 3.3 \text{ V}, T_A = 25^\circ\text{C}$	—	—	100	$\mu\text{s}$

## PLL Characteristics

**Table 15. PLL Characteristics**

$T_A = 25^\circ\text{C}$ , unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
$f_{PLLIN}$	PLL input clock	—	4	—	16	MHz
$f_{CK_PLL}$	PLL output clock	—	64	—	96	MHz
$t_{LOCK}$	PLL lock time	—	—	200	—	$\mu\text{s}$

## USB PLL Characteristics

Table 16. USB PLL Characteristics

$T_A = 25^\circ\text{C}$ , unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
$f_{\text{PLLIN}}$	PLL input clock	—	4	—	16	MHz
$f_{\text{CK_PLL}}$	PLL output clock	—	16	—	48	MHz
$t_{\text{LOCK}}$	PLL lock time	—	—	200	—	$\mu\text{s}$

## Memory Characteristics

Table 17. Flash Memory Characteristics

$T_A = 25^\circ\text{C}$ , unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
$N_{\text{ENDU}}$	Number of guaranteed program/erase cycles before failure(Endurance)	$T_A = -40^\circ\text{C} \sim 85^\circ\text{C}$	10	—	—	K cycles
$t_{\text{RET}}$	Data retention time	$T_A = -40^\circ\text{C} \sim 85^\circ\text{C}$	10	—	—	Years
$t_{\text{PROG}}$	Word programming time	$T_A = -40^\circ\text{C} \sim 85^\circ\text{C}$	20	—	—	$\mu\text{s}$
$t_{\text{ERASE}}$	Page erase time	$T_A = -40^\circ\text{C} \sim 85^\circ\text{C}$	2	—	—	ms
$t_{\text{MERASE}}$	Mass erase time	$T_A = -40^\circ\text{C} \sim 85^\circ\text{C}$	10	—	—	ms

## I/O Port Characteristics

Table 18. I/O Port Characteristics

$T_A = 25^\circ\text{C}$ , unless otherwise specified.

Symbol	Parameter	Conditions		Min.	Typ.	Max.	Unit
$I_{\text{IL}}$	Low level input current	3.3 V I/O	$V_I = V_{\text{SS}}$ , On-chip pull-up resistor disabled	—	—	3	$\mu\text{A}$
		Reset pin		—	—	3	$\mu\text{A}$
$I_{\text{IH}}$	High level input current	3.3 V I/O	$V_I = V_{\text{DD}}$ , On-chip pull-down resistor disabled	—	—	3	$\mu\text{A}$
		Reset pin		—	—	3	$\mu\text{A}$
$V_{\text{IL}}$	Low level input voltage	3.3 V I/O		-0.5	—	$0.35 V_{\text{DD}}$	V
		Reset pin		-0.5	—	$0.35 V_{\text{DD}}$	V
$V_{\text{IH}}$	High level input voltage	3.3 V I/O		$0.65 V_{\text{DD}}$	—	$V_{\text{DD}} + 0.5$	V
		Reset pin		$0.65 V_{\text{DD}}$	—	$V_{\text{DD}} + 0.5$	V
$V_{\text{HYS}}$	Schmitt trigger input voltage hysteresis	3.3 V I/O		—	$0.12 V_{\text{DD}}$	—	mV
		Reset pin		—	$0.12 V_{\text{DD}}$	—	mV

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit	
$I_{OL}$	Low level output current (GPIO Sink current)	3.3 V I/O 4 mA drive, $V_{OL} = 0.4$ V	4	—	—	mA	
		3.3 V I/O 8 mA drive, $V_{OL} = 0.4$ V	8	—	—	mA	
		3.3 V I/O 12 mA drive, $V_{OL} = 0.4$ V	12	—	—	mA	
		3.3 V I/O 16 mA drive, $V_{OL} = 0.4$ V	16	—	—	mA	
		Backup Domain I/O drive @ $V_{DD} = 3.3$ V, $V_{OL} = 0.4$ V, PB10, PB11, PB12	4	—	—	mA	
$I_{OH}$	High level output current (GPIO Source current)	3.3 V I/O 4 mA drive, $V_{OH} = V_{DD} - 0.4$ V	4	—	—	mA	
		3.3 V I/O 8 mA drive, $V_{OH} = V_{DD} - 0.4$ V	8	—	—	mA	
		3.3 V I/O 12 mA drive, $V_{OH} = V_{DD} - 0.4$ V	12	—	—	mA	
		3.3 V I/O 16 mA drive, $V_{OH} = V_{DD} - 0.4$ V	16	—	—	mA	
		Backup Domain I/O drive @ $V_{DD} = 3.3$ V, $V_{OL} = V_{DD} - 0.4$ V, PB10, PB11, PB12.	—	—	2	mA	
$V_{OL}$	Low level output voltage	3.3 V 4 mA drive I/O, $I_{OL} = 4$ mA	—	—	0.4	V	
		3.3 V 8 mA drive I/O, $I_{OL} = 8$ mA	—	—	0.4	V	
		3.3 V 12 mA drive I/O, $I_{OL} = 12$ mA	—	—	0.4	V	
		3.3 V 16 mA drive I/O, $I_{OL} = 16$ mA	—	—	0.4	V	
		Backup Domain I/O Sink Current = 4 mA (Low driving strength)	$V_{DD} = 2.7$ V ~ 3.6 V	—	—	0.4	V
			$V_{DD} = 2.0$ V ~ 2.7 V	—	—	0.6	V
		Backup Domain I/O Sink Current = 8 mA (High driving strength)	$V_{DD} = 2.7$ V ~ 3.6 V	—	—	0.4	V
			$V_{DD} = 2.0$ V ~ 2.7 V	—	—	0.6	V
$V_{OH}$	High level output voltage	3.3 V 4 mA drive I/O, $I_{OH} = 4$ mA	$V_{DD} - 0.4$	—	—	V	
		3.3 V 8 mA drive I/O, $I_{OH} = 8$ mA	$V_{DD} - 0.4$	—	—	V	
		3.3 V 12 mA drive I/O, $I_{OH} = 12$ mA	$V_{DD} - 0.4$	—	—	V	
		3.3 V 16 mA drive I/O, $I_{OH} = 16$ mA	$V_{DD} - 0.4$	—	—	V	
		Backup Domain I/O Source Current = 2 mA	$V_{DD} = 2.7$ V ~ 3.6 V	2.4	—	—	V
		Backup Domain I/O Source Current = 1 mA	$V_{DD} = 2.0$ V ~ 2.7 V	$V_{DD} - 0.4$	—	—	V
$R_{PU}$	Internal pull-up resistor	3.3 V I/O	—	46	—	kΩ	
$R_{PD}$	Internal pull-down resistor	3.3 V I/O	—	46	—	kΩ	

## ADC Characteristics


**Table 19. ADC Characteristics**

$T_A = 25^\circ\text{C}$ , unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
$V_{DDA}$	Operating voltage	—	2.5	3.3	3.6	V
$V_{ADCIN}$	A/D Converter input voltage range	—	0	—	$V_{REF+}$	V
$V_{REF+}$	A/D Converter Reference voltage	—	—	$V_{DDA}$	$V_{DDA}$	V
$I_{ADC}$	Current consumption	$V_{DDA} = 3.3\text{ V}$	—	0.85	1	mA
$I_{ADC\_DN}$	Power down current consumption	$V_{DDA} = 3.3\text{ V}$	—	—	0.1	$\mu\text{A}$
$f_{ADC}$	A/D Converter clock	—	0.7	—	16	MHz
$f_s$	Sampling rate	—	0.05	—	1	MHz
$t_{DL}$	Data latency	—	—	12.5	—	$1/f_{ADC}$ Cycles
$t_{S&H}$	Sampling & hold time	—	—	3.5	—	$1/f_{ADC}$ Cycles
$t_{ADCCONV}$	A/D Converter conversion time	—	—	16	—	$1/f_{ADC}$ Cycles
$R_I$	Input sampling switch resistance	—	—	—	1	k $\Omega$
$C_I$	Input sampling capacitance	No pin/pad capacitance included	—	16	—	pF
$t_{SU}$	Startup up time	—	—	—	1	$\mu\text{s}$
N	Resolution	—	—	12	—	bits
INL	Integral Non-linearity error	$f_s = 750\text{ kHz}, V_{DDA} = 3.3\text{ V}$	—	$\pm 2$	$\pm 5$	LSB
DNL	Differential Non-linearity error	$f_s = 750\text{ kHz}, V_{DDA} = 3.3\text{ V}$	—	$\pm 1$	—	LSB
$E_O$	Offset error	—	—	—	$\pm 10$	LSB
$E_G$	Gain error	—	—	—	$\pm 10$	LSB

Note: 1. Guaranteed by design, not tested in production.

2. The figure below shows the equivalent circuit of the A/D Converter Sample-and-Hold input stage where  $C_I$  is the storage capacitor,  $R_I$  is the resistance of the sampling switch and  $R_S$  is the output impedance of the signal source  $V_S$ . Normally the sampling phase duration is approximately,  $3.5/f_{ADC}$ . The capacitance,  $C_I$ , must be charged within this time frame and it must be ensured that the voltage at its terminals becomes sufficiently close to  $V_S$  for accuracy. To guarantee this,  $R_S$  may not have an arbitrarily large value.



**Figure 7. Figure 7 ADC Sampling Network Model**

The worst case occurs when the extremities of the input range (0V and  $V_{REF}$ ) are sampled consecutively. In this situation a sampling error below  $\frac{1}{4}$  LSB is ensured by using the following equation:

$$R_s < \frac{3.5}{f_{ADC}C_i\ln(2^{N+2})} - R_i$$

Where  $f_{ADC}$  is the ADC clock frequency and N is the ADC resolution (N = 12 in this case). A safe margin should be considered due to the pin/pad parasitic capacitances, which are not accounted for in this simple model.

If in a system where the A/D Converter is used, there are no rail-to-rail input voltage variations between consecutive sampling phases,  $R_s$  may be larger than the value indicated by the equation above.

## Comparator Characteristics

**Table 20. Comparator Characteristics**

$T_A = 25^\circ C$ , unless otherwise specified.

Symbol	Parameter	Conditions		Min.	Typ.	Max.	Unit
$V_{DDA}$	Operating voltage	Comparator mode		2.5	3.3	3.6	V
$V_{IN}$	Input Common Mode Voltage Range	CP or CN		$V_{SSA}$	—	$V_{DDA}$	V
$V_{IOS}$	Input offset voltage <sup>(1)</sup>	$T_A = 25^\circ C$		-15	—	15	mV
$V_{HYS}$	Input Hysteresis	No hysteresis ( $CMPnHM[1:0] = 00$ )	Low Speed	—	0	—	mV
		High Speed	—	0	—	—	
		Low hysteresis ( $CMPnHM[1:0] = 01$ )	Low Speed	—	30	—	mV
		High Speed	—	30	—	—	
		Middle hysteresis ( $CMPnHM[1:0] = 10$ )	Low Speed	—	50	—	mV
		High Speed	—	70	—	—	
		High hysteresis ( $CMPnHM[1:0] = 11$ )	Low Speed	—	70	—	mV
		High Speed	—	100	—	—	

Symbol	Parameter	Conditions		Min.	Typ.	Max.	Unit
$t_{RT}$	Response time Input Overdrive = $\pm 100\text{mV}$	High Speed mode		$V_{DDA} \geq 2.7\text{ V}$	—	50	100
				$V_{DDA} < 2.7\text{ V}$	—	100	250
		Low Speed mode		—	2	5	$\mu\text{s}$
$I_{CMP}$	Current Consumption $V_{DDA} = 3.3\text{ V}$	High Speed mode		—	180	—	$\mu\text{A}$
		Low Speed mode		—	30	—	$\mu\text{A}$
$t_{CMPST}$	Comparator Startup Time	Comparator enabled to output valid		—	—	50	$\mu\text{s}$
$I_{CMP\_DN}$	Power Down Supply Current	$\text{CMPEN} = 0, \text{CVREFEN} = 0$ $\text{CVREFOE} = 0$		—	—	0.1	$\mu\text{A}$
<b>Comparator Voltage Reference (CVR)</b>							
$V_{CVR}$	Output Range	—		$V_{SSA}$	—	$V_{DDA}$	V
$N_{\text{Bits}}$	CVR Scaler Resolution	—		—	6	—	bits
$t_{CVRST}$	Setting Time	CVR scaler setting time from $\text{CVREF} = "000000"$ to $"111111"$		—	—	100	$\mu\text{s}$
$I_{CVR}$	Current Consumption $V_{DDA} = 3.3\text{ V}$	$\text{CVREFEN} = 1, \text{CMPREFOE} = 0$		—	65	—	$\mu\text{A}$
		$\text{CVREFEN} = 1, \text{CVREFOE} = 1$		—	80	110	$\mu\text{A}$

Note: Guaranteed by design, not tested in production.

## GPTM/MCTM Characteristics

Table 21. GPTM/MCTM Characteristics

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
$f_{TM}$	Timer clock source for GPTM and MCTM	—	—	—	96	MHz
$t_{RES}$	Timer resolution time	—	1	—	—	$1/f_{TM}$
$f_{EXT}$	External single frequency on channel 1 ~ 4	—	—	—	1/2	$f_{TM}$
RES	Timer resolution	—	—	—	16	bits

## I<sup>2</sup>C Characteristics

Table 22. I<sup>2</sup>C Characteristics

Symbol	Parameter	Standard Mode		Fast Mode		Fast Mode Plus		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
$f_{SCL}$	SCL clock frequency	—	100	—	400	—	1000	kHz
$t_{SCL(H)}$	SCL clock high time	4.5	—	1.125	—	0.45	—	$\mu\text{s}$
$t_{SCL(L)}$	SCL clock low time	4.5	—	1.125	—	0.45	—	$\mu\text{s}$
$t_{FALL}$	SCL and SDA fall time	—	1.3	—	0.34	—	0.135	$\mu\text{s}$
$t_{RISE}$	SCL and SDA rise time	—	1.3	—	0.34	—	0.135	$\mu\text{s}$
$t_{SU(SDA)}$	SDA data setup time	500	—	125	—	50	—	ns
$t_{H(SDA)}$	SDA data hold time	0	—	0	—	0	—	ns
$t_{SU(STA)}$	START condition setup time	500	—	125	—	50	—	ns

Symbol	Parameter	Standard Mode		Fast Mode		Fast Mode Plus		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
$t_{H(STA)}$	START condition hold time	0	—	0	—	0	—	ns
$t_{SU(STO)}$	STOP condition setup time	500	—	125	—	50	—	ns

- Note: 1. Guaranteed by design, not tested in production.  
 2. To achieve 100 kHz standard mode, the peripheral clock frequency must be higher than 2 MHz.  
 3. To achieve 400 kHz fast mode, the peripheral clock frequency must be higher than 8 MHz.  
 4. To achieve 1 MHz fast mode plus, the peripheral clock frequency must be higher than 20 MHz.  
 5. The above characteristic parameters of the I<sup>2</sup>C bus timing are based on: SEQ\_FILTER = 01 and COMB\_FILTER\_En is disabled.




Figure 8. I<sup>2</sup>C Timing Diagrams

## SPI Characteristics

Table 23. SPI Characteristics

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
<b>SPI Master mode</b>						
$f_{SCK}$ ( $1/t_{SCK}$ )	SPI master output SCK clock frequency	Master mode SPI peripheral clock frequency $f_{PCLK}$	—	—	$f_{PCLK}/2$	MHz
$t_{SCK(H)}$ $t_{SCK(L)}$	SCK clock high and low time	—	$t_{SCK}/2 - 2$	—	$t_{SCK}/2 + 1$	ns
$t_{V(MO)}$	Data output valid time	—	—	—	5	ns
$t_{H(MO)}$	Data output hold time	—	2	—	—	ns
$t_{SU(MI)}$	Data input setup time	—	5	—	—	ns
$t_{H(MI)}$	Data input hold time	—	5	—	—	ns
<b>SPI Slave mode</b>						
$f_{SCK}$ ( $1/t_{SCK}$ )	SPI slave input SCK clock frequency	Slave mode SPI peripheral clock frequency $f_{PCLK}$	—	—	$f_{PCLK}/3$	MHz
$Duty_{SCK}$	SPI slave input SCK clock duty cycle	—	30	—	70	%
$t_{SU(SEL)}$	SEL enable setup time	—	$3 \times t_{PCLK}$	—	—	ns
$t_{H(SEL)}$	SEL enable hold time	—	$2 \times t_{PCLK}$	—	—	ns

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
$t_{A(SO)}$	Data output access time	—	—	—	$3 \times t_{PCLK}$	ns
$t_{DIS(SO)}$	Data output disable time	—	—	—	10	ns
$t_{V(SO)}$	Data output valid time	—	—	—	25	ns
$t_{H(SO)}$	Data output hold time	—	15	—	—	ns
$t_{SU(SI)}$	Data input setup time	—	5	—	—	ns
$t_{H(SI)}$	Data input hold time	—	4	—	—	ns

Note:  $t_{SCK} = 1/f_{SCK}$ ;  $t_{PCLK} = 1/f_{PCLK}$ . SPI output (input) clock frequency  $f_{SCK}$ ; SPI peripheral clock frequency  $f_{PCLK}$ .




Figure 9. SPI Timing Diagrams – SPI Master Mode




Figure 10. SPI Timing Diagrams - SPI Slave Mode with CPHA = 1

## I<sup>2</sup>S Characteristics

Table 24. I<sup>2</sup>S Characteristics

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
<b>I<sup>2</sup>S Master mode</b>						
t <sub>WSD(MO)</sub>	WS output to BCLK delay	—	0	—	4.6	ns
t <sub>DOD(MO)</sub>	Data output to BCLK delay	—	0.5	—	5.4	ns
t <sub>DIS(MI)</sub>	Data input setup time	—	0	—	—	ns
t <sub>DIH(MI)</sub>	Data input hold time	—	13	—	—	ns
<b>I<sup>2</sup>S Slave mode</b>						
t <sub>BCH(SI)</sub>	BCLK high pulse width	—	42	—	—	ns
t <sub>BCL(SI)</sub>	BCLK low pulse width	—	42	—	—	ns
t <sub>WSS(SI)</sub>	WS input setup time	—	0	—	—	ns
t <sub>DOD(SI)</sub>	Data output to BCLK delay	—	—	—	9	ns
t <sub>DIS(SI)</sub>	Data input setup time	—	0	—	—	ns
t <sub>DIH(SI)</sub>	Data input hold time	—	2.1	—	—	ns

Note: 1. Guaranteed by characterization results, not tested in production.

2. I/O driving current is set to 4 mA.

3. Capacitive load C = 10 pF, V<sub>DD</sub> = 3.3 V and ambient temperature T<sub>A</sub> = 25 °C.

4. Measurement points are set at CMOS levels = 0.5 V<sub>DD</sub>.




Figure 11. Timing of I<sup>2</sup>S Master Mode




Figure 12. Timing of I<sup>2</sup>S Slave Mode

## SDIO Characteristics

Table 25. SDIO Characteristics

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
$f_{SDCK}$	Clock frequency in data transfer mode	—	—	—	48	MHz
$t_{W(CKL)}$	Clock low time	$f_{SDCK} = 48$ MHz	—	9	—	ns
$t_{W(CKH)}$	Clock high time	$f_{SDCK} = 48$ MHz	—	10	—	ns
<b>CMD, Data inputs referenced to SD_CLK in SD default mode</b>						
$t_{ISU(SD)}$	Input setup time SD default mode	$f_{SDCK} = 24$ MHz	3	—	—	ns
$t_{IH(SD)}$	Input hold time SD default mode	$f_{SDCK} = 24$ MHz	0	—	—	ns
<b>CMD, Data outputs referenced to SD_CLK in SD default mode</b>						
$t_{OV(SD)}$	Output valid time SD default mode	$f_{SDCK} = 24$ MHz	—	5	7	ns
$t_{OH(SD)}$	Output hold time SD default mode	$f_{SDCK} = 24$ MHz	2	—	—	ns
<b>CMD, Data inputs referenced to SD_CLK in SD HS mode</b>						
$t_{ISU(HS)}$	Input setup time SD HS mode	$f_{SDCK} = 48$ MHz	2	—	—	ns
$t_{IH(HS)}$	Input hold time SD HS mode	$f_{SDCK} = 48$ MHz	0.5	—	—	ns
<b>CMD, Data outputs referenced to SD_CLK in SD HS mode</b>						
$t_{OV(HS)}$	Output valid time SD HS mode	$f_{SDCK} = 48$ MHz	—	6.5	8	ns
$t_{OH(HS)}$	Output hold time SD HS mode	$f_{SDCK} = 48$ MHz	1.5	—	—	ns

- Note: 1. Guaranteed by characterization results, not tested in production.  
 2. I/O driving current is set to 16 mA.  
 3. Capacitive load C = 30 pF,  $V_{DD} = 3.3$  V and ambient temperature  $T_A = 25$  °C.  
 4. Measurement points are set at CMOS levels = 0.5  $V_{DD}$ .




Figure 13. SDIO Default Mode




Figure 14. SDIO High-speed Mode

## USB Characteristics

The USB interface is USB-IF certified – Full Speed.

Table 26. USB DC Electrical Characteristics

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
$V_{DD}$	USB operating voltage	—	3.0	—	3.6	V
$V_{DI}$	Differential input sensitivity	$ V_{USBDP} - V_{USBDM} $	0.2	—	—	V
$V_{CM}$	Common mode voltage range	—	0.8	—	2.5	V
$V_{SE}$	Single-ended receiver threshold	—	0.8	—	2.0	V
$V_{OL}$	Pad output low voltage	$R_L$ of 1.5 kΩ to $V_{DD}$	0	—	0.3	V
$V_{OH}$	Pad output high voltage		2.8	—	3.6	V
$V_{CRS}$	Differential output signal cross-point voltage	—	1.3	—	2.0	V
$Z_{DRV}$	Driver output resistance		—	10	—	Ω
$C_{IN}$	Transceiver pad capacitance	—	—	—	20	pF

- Note:
- Guaranteed by design, not tested in production.
  - The USB functionality is ensured down to 2.7 V but not the full USB electrical characteristics which will experience degradation in the 2.7 V to 3.0 V voltage range.
  - $R_L$  is the internal resistor load connected to the USB driver USBDP.




Figure 15. USB Signal Rise Time and Fall Time and Cross-Point Voltage ( $V_{CRS}$ ) Definition

Table 27. USB AC Electrical Characteristics

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
$t_r$	Rise time	$C_L = 50 \text{ pF}$	4	—	20	ns
$t_f$	Fall time	$C_L = 50 \text{ pF}$	4	—	20	ns
$T_{rf}$	Rise time / fall time matching	$T_{rf} = t_r / t_f$	90	—	110	%


## 6 Package Information

Note that the package information provided here is for consultation purposes only. As this information may be updated at regular intervals users are reminded to consult the [Holtek website](#) for the latest version of the [Package/Carton Information](#).

Additional supplementary information with regard to packaging is listed below. Click on the relevant section to be transferred to the relevant website page.

- Package Information (include Outline Dimensions, Product Tape and Reel Specifications)
- The Operation Instruction of Packing Materials
- Carton information


## SAW Type 46-pin (6.5mm×4.5mm) QFN Outline Dimensions



Symbol	Dimensions in inch		
	Min.	Nom.	Max.
A	0.031	0.033	0.035
A1	0.000	0.001	0.002
A3	—	0.008 BSC	—
b	0.006	0.008	0.010
D	0.254	0.256	0.258
E	0.175	0.177	0.179
e	—	0.016 BSC	—
D2	0.197	0.201	0.205
E2	0.118	0.122	0.126
L	0.012	0.016	0.020

Symbol	Dimensions in mm		
	Min.	Nom.	Max.
A	0.80	0.85	0.90
A1	0.00	0.02	0.04
A3	—	0.20 BSC	—
b	0.15	0.20	0.25
D	6.45	6.50	6.55
E	4.45	4.50	4.55
e	—	0.40 BSC	—
D2	5.00	5.10	5.20
E2	3.00	3.10	3.20
L	0.30	0.40	0.50


## 48-pin LQFP (7mm×7mm) Outline Dimensions



Symbol	Dimensions in inch		
	Min.	Nom.	Max.
A	—	0.354 BSC	—
B	—	0.276 BSC	—
C	—	0.354 BSC	—
D	—	0.276 BSC	—
E	—	0.020 BSC	—
F	0.007	0.009	0.011
G	0.053	0.055	0.057
H	—	—	0.063
I	0.002	—	0.006
J	0.018	0.024	0.030
K	0.004	—	0.008
α	0°	—	7°

Symbol	Dimensions in mm		
	Min.	Nom.	Max.
A	—	9.0 BSC	—
B	—	7.0 BSC	—
C	—	9.0 BSC	—
D	—	7.0 BSC	—
E	—	0.5 BSC	—
F	0.17	0.22	0.27
G	1.35	1.4	1.45
H	—	—	1.60
I	0.05	—	0.15
J	0.45	0.60	0.75
K	0.09	—	0.20
α	0°	—	7°

## 64-pin LQFP (7mm×7mm) Outline Dimensions



Symbol	Dimensions in inch		
	Min.	Nom.	Max.
A	—	0.354 BSC	—
B	—	0.276 BSC	—
C	—	0.354 BSC	—
D	—	0.276 BSC	—
E	—	0.016 BSC	—
F	0.005	0.007	0.009
G	0.053	0.055	0.057
H	—	—	0.063
I	0.002	—	0.006
J	0.018	0.024	0.030
K	0.004	—	0.008
α	0°	—	7°

Symbol	Dimensions in mm		
	Min.	Nom.	Max.
A	—	9.00 BSC	—
B	—	7.00 BSC	—
C	—	9.00 BSC	—
D	—	7.00 BSC	—
E	—	0.40 BSC	—
F	0.13	0.18	0.23
G	1.35	1.40	1.45
H	—	—	1.60
I	0.05	—	0.15
J	0.45	0.60	0.75
K	0.09	—	0.20
α	0°	—	7°

Copyright© 2017 by HOLTEK SEMICONDUCTOR INC.

The information appearing in this Data Sheet is believed to be accurate at the time of publication. However, Holtek assumes no responsibility arising from the use of the specifications described. The applications mentioned herein are used solely for the purpose of illustration and Holtek makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise. Holtek's products are not authorized for use as critical components in life support devices or systems. Holtek reserves the right to alter its products without prior notification. For the most up-to-date information, please visit our web site at <http://www.holtek.com/en/>.