



# HT32F49153/HT32F49163 Datasheet

**32-bit Arm® Cortex®-M4 Microcontroller,  
up to 256 KB Flash and 48 KB SRAM with ADC, DAC,  
USART, SPI, I<sup>2</sup>S, I<sup>2</sup>C, GPTMR, ACTMR, BTMR,  
CRC, ERTC, WDT, WWDT, DMA, CAN, XMC, IRTMR and OTGFS**

Revision: V1.10 Date: October 10, 2025

[www.holtek.com](http://www.holtek.com)

# 1 General Description

The HT32F49153/HT32F49163 devices are based on the high-performance Arm® Cortex®-M4 32-bit RISC core operating at a frequency of up to 150 MHz. The Cortex®-M4 core features a Floating Point Unit (FPU) single precision supporting all Arm® single-precision data processing instructions and data types. It also implements a full set of DSP instructions and a Memory Protection Unit (MPU) that enhances application security.

The devices incorporate high-speed on-chip memories, including up to 256 Kbytes of Flash memory, 48 Kbytes of SRAM, and 20 Kbytes of boot memory that can be used as a Bootloader or as a general instruction/data memory (one-time-configurable) to achieve the maximum of 256+20 Kbytes. Any block of the embedded Flash memory can be protected by the “sLib” (security library), functioning as a security area with code-executable only. In addition, the devices include a high-level memory extension: an external memory controller (XMC).

The devices offer one 12-bit ADC, two 12-bit DACs, eight general-purpose 16-bit timers plus one general-purpose 32-bit timer, two basic timers, one advanced timer and one low-power ERTC. It also features standard and advanced communication interfaces: up to three I<sup>2</sup>Cs, three SPIs (multiplexed as I<sup>2</sup>Ss), eight USARTs, two CANs, an OTGFS, and infrared transmitter.

The devices operate in the -40 to +105 °C temperature range, from a 2.4 to 3.6 V power supply. A comprehensive set of power-saving mode allows the design of low-power application.

The devices are supplied in different package types. The entire HT32F49153/HT32F49163 series of devices are pin-to-pin, software and functionally compatible with each other, except that the configurations of peripherals are not fully identical depending on the package types.

**arm** CORTEX

## 2 Features

### Arm® Cortex®-M4 with FPU

The Arm® Cortex®-M4 processor is the latest generation of Arm® processor for embedded systems. It is a 32-bit RISC high-performance processor that features exceptional code efficiency, outstanding computational performance and advanced response to interrupts. The processor supports a set of DSP instructions that enable efficient signal processing and complex algorithm execution. Its single precision FPU (Floating Point Unit) speeds up floating point calculation while avoiding saturation.

### Memory

#### Internal Flash Memory

Up to 256 Kbytes of embedded Flash memory is available for storing programs and data. Any part of the embedded Flash memory can be protected by the sLib (security library), a security area that is code-executable only but non-readable. “sLib” is a mechanism designed to protect the intelligence of solution vendors and facilitate the second-level development by customers.

There is another 20-Kbyte boot memory in which the bootloader is stored. If it is not needed, this boot memory can be used as a general instruction / data memory (one-time-configurable) instead. It can be used to achieve the maximum of 256+20 Kbytes of Flash memory.

A User System Data block is included, which is used to configure hardware operations such as access / erase / write protection and watchdog self-enable. User System Data allows the independent configuration of Flash memory erase / write and access protection. The access protection is divided into low-level and high-level protections.

#### Memory Protection Unit (MPU)

The memory protection unit (MPU) is used to manage the CPU accesses to memory to prevent one task to accidentally corrupt the memory or resources used by any other active task. This memory area consists of up to 8 protected areas that can further be divided up into 8 subareas. The protection area sizes are between 32 bytes and the whole 4 gigabytes of addressable memory. The MPU is especially suited to the applications where some critical or certified code has to be protected against the misbehavior of other tasks. It is usually managed by an RTOS (real-time operating system).

#### SRAM

Up to 48 Kbytes of on-chip SRAM (read / write) is accessible at CPU clock speed with 0 wait state.

#### External Memory Controller (XMC)

The devices have embedded an external memory controller (XMC). It has three Chip Select outputs supporting the following devices: multiplexed PSRAM and NOR memory.

Main features:

- Write buffer
- Code execution from external memory of the multiplexed PSRAM / NOR

The XMC can be configured to interface with many graphic LCD controllers. It supports the Intel 8080 and Motorola 6800 modes.

## Interrupts

### Nested Vectored Interrupt Controller (NVIC)

The devices have embedded a nested vectored interrupt controller that is able to manage 16 priority levels and handle maskable interrupt channels plus the 16 interrupt lines of the Cortex®-M4. This hardware block provides flexible interrupt management features with minimal interrupt latency.

### External Interrupts (EXINT)

The external interrupt (EXINT), which is connected directly to NVIC, consists of 25 edge-detector lines used to generate interrupt requests. Each line can be independently configured to select the trigger event (rising edge, falling edge, both) and can be masked independently. A pending register maintains the status of the interrupt requests. The external interrupt lines connect up to 16 GPIOs.

## Power Control (PWC)

### Power Supply Schemes

- $V_{DD} = 2.4 \sim 3.6$  V: power supply for GPIOs and the internal blocks such as ERTC, external 32 kHz crystal (LEXT), battery-powered register (BPR) and voltage regulator (LDO), provided externally via  $V_{DD}$  pins
- $V_{DDA} = 2.4 \sim 3.6$  V: power supply for ADC and DAC.  $V_{DDA}$  and  $V_{SSA}$  must be the same voltage potential as  $V_{DD}$  and  $V_{SS}$ , respectively, provided externally  $V_{DDA}$  via pins

### Reset and Power Voltage Monitoring (POR / LVR / PVM)

The devices have an integrated power-on reset (POR) and low voltage reset (LVR) circuitry. It is always active and allows proper operation starting from 2.4 V. The devices remain in reset mode when  $V_{DD}$  goes below a specified threshold (VLVR), without the need for an external reset circuit.

The devices have embedded a power voltage monitor (PVM) that monitors the  $V_{DD}$  power supply and compares it to the  $V_{PVM}$  threshold. An interrupt is generated when  $V_{DD}$  drops below the  $V_{PVM}$  threshold or when  $V_{DD}$  rises above the  $V_{PVM}$  threshold. The PVM is enabled by software.

### Voltage Regulator (LDO)

The LDO has three operating modes: normal, low-power, and power-down.

- Normal mode : used in Run / Sleep mode or in Deepsleep mode
- Low-power mode : used in Deepsleep mode
- Power-down mode : used in Standby mode. The regulator LDO output is in high impedance and the kernel circuitry is powered down, and the contents of the registers and SRAM are lost

This LDO always operates in normal mode after chip reset.

LDO output voltage is software configurable, including 1.3 V and 1.1 V in addition to default 1.2 V, so as to ensure the best trade-off between good performance and power consumption. Table 12 shows the maximum AHB and APB clock frequencies corresponding to different LDO voltages. Therefore, it is highly advised for users to follow the HT32F49153/HT32F49163 user manual to perform LDO voltage switching and system clock configuration.

### Low-power Modes

The devices support three low-power modes:

- Sleep Mode

In Sleep mode, only the CPU is stopped. All peripherals continue to operate and can wake up the CPU when an interrupt / event occurs.

■ **Deepsleep Mode**

Deepsleep mode achieves low-power consumption while keeping the contents of SRAM and registers. All clocks in the LDO power domain are stopped, disabling the PLL, the HICK clock and the HEXT crystal. The voltage regulator (LDO) can also be put in normal or low-power mode.

The devices can be woken up from Deepsleep mode by any of the EXINT line. The EXINT line source can be one of the 16 external lines, the PVM output, an ERTC alarm, wakeup, tamper, time stamp event, or OTG wakeup signal.

■ **Standby Mode**

The Standby mode is used to acquire the lowest power consumption. The internal LDO is switched off so that the entire LDO power domain is powered off. The PLL, the HICK clock and the HEXT crystal are also switched off. After entering Standby mode, SRAM and register contents are lost except for ERTC and BPR registers and Standby circuitry.

The devices exit Standby mode when an external reset (NRST pin), a WDT reset, a rising edge on the WKUPx pin, or an ERTC alarm / wakeup / tamper / time stamp occurs.

Note: The ERTC and the corresponding clock sources are not stopped by entering Deepsleep or Standby mode. The WDT depends on the User System Data settings.

## Boot Modes

At startup, BOOT0 pin and nBOOT1 bit in the User System Data are used to select one of three boot options:

- Boot from Flash memory;
- Boot from boot memory;
- Boot from embedded SRAM.

The bootloader is stored in the boot memory. It is used to reprogram the Flash memory through USART1, USART2, USART3 or OTGFS1 (crystal-less support). The following table provides the pin configurations for bootloader.

**Table 1. Pin Configurations for Bootloader**

Peripherals	Packages	Pins
USART1	All packages	PA9: USART1_TX PA10: USART1_RX
USART2	100LQFP	PD5: USART2_TX PD6: USART2_RX
	Other packages	PA2: USART2_TX PA3: USART2_RX
USART3	100LQFP, 64LQFP	PC10: USART3_TX PC11: USART3_RX or PB10: USART3_TX PB11: USART3_RX
	48LQFP	PB10: USART3_TX PB11: USART3_RX
	Other packages	Not support
OTGFS1	All packages	PA11: OTGFS1_D- PA12: OTGFS1_D+

## Clocks

The internal 48 MHz clock (HICK), divided by 6 (that is 8 MHz), is selected as the default CPU clock after any reset. An external 4 to 25 MHz clock (HEXT) can be selected, in which case it is monitored for failure. If a failure is detected, HEXT will be switched off and the system automatically switches back to the internal HICK. A software interrupt is generated. Similarly, the system takes the same action once HEXT fails when it is used as the source of PLL.

Several prescalers are available to allow the configuration of the AHB and the APB (APB1 and APB2) frequencies. The maximum frequency of the AHB and APB2 domains is 150 MHz, and APB1 120 MHz.

The devices have embedded an automatic clock calibration (ACC) block, which calibrates the internal 48 MHz HICK, assuring the most precise accuracy of the HICK in the full range of the operating temperatures.

## General-Purpose Inputs / Outputs (GPIOs)

Each of the GPIO pins can be configured by software as output (push-pull or open-drain with or without pull-up or pull-down), as input (floating with or without pull-up or pull-down), or as multiplexed functions. Most of the GPIO pins are shared with digital or analog peripherals. All GPIOs are high current-capable.

The GPIO's configuration can be locked, if needed, in order to avoid false writing to the GPIO's registers by following a specific sequence.

## Direct Memory Access Controller (DMA)

The devices feature two general-purpose DMA controllers (7-channel DMA1 and 7-channel DMA2) able to manage memory-to-memory, peripheral-to-memory, and memory-to-peripheral transfers. These DMA channels can be connected to peripherals with flexible mapping ability.

The DMA controller supports circular buffer management, removing the need for user code intervention when the controller reaches the end of the buffer.

Each channel is connected to dedicated hardware DMA requests, with support for software trigger on each channel. Configuration is made by software, and transfer sizes between source and destination are independent.

The DMA can be used with the main peripherals: SPI / I<sup>2</sup>S, I<sup>2</sup>C, all TMRs, ADC and DAC.

## Timers (TMR)

The devices include an advanced timer, up to nine general-purpose timers, two basic timers and a SysTick timer.

The table below compares the features of the advanced, general-purpose and basic timers.

**Table 2. Timer Feature Comparison**

Type	Timer	Counter Resolution	Counter Type	Prescaler Factor	DMA Request Generation	Capture / Compare Channels	Complementary Output
Advanced	TMR1	16-bit	Up, down, up / down	Any integer between 1 and 65536	Yes	4	3
General-purpose	TMR2	16-bit or 32-bit	Up, down, up / down	Any integer between 1 and 65536	Yes	4	No
	TMR3 TMR4	16-bit	Up, down, up / down	Any integer between 1 and 65536	Yes	4	No
	TMR9 TMR12	16-bit	Up, down, up / down	Any integer between 1 and 65536	Yes	2	2
	TMR10 TMR11 TMR13 TMR14	16-bit	Up, down, up / down	Any integer between 1 and 65536	Yes	1	1
Basic	TMR6 TMR7	16-bit	Up	Any integer between 1 and 65536	Yes	No	No

### Advanced Timer (TMR1)

The advanced timer (TMR1) can be seen as a three-phase PWM multiplexed on 6 channels. It has complementary PWM outputs with programmable dead-time insertion. It can also be seen as a complete general-purpose timer. The four independent channels can be used for:

- Input capture
- Output compare
- PWM generation (edge or center-aligned modes)
- One-period mode output

If configured as a standard 16-bit timer, it has the same features as those of the TMRx timer. If configured as a 16-bit PWM generator, it boasts full modulation capability (0 to 100 %).

In debug mode, the advanced timer counter can be frozen, and the PWM outputs are disabled to turn off any power switch driven by these outputs.

Many features are identical with those of the general-purpose TMRs that have the same architecture. Thus, the advanced timer can work together with the general-purpose TMR timers via the link feature for synchronization or event chaining.

### General-Purpose Timers (TMR2 ~ 4 and TMR9 ~ 14)

Up to nine synchronizable general-purpose timers are available in the devices.

- TMR2, TMR3 and TMR4

The TMR2 timer is based on a 32-bit auto-reload up counter / down counter and a 16-bit prescaler. The TMR3 and TMR4 timers are based on a 16-bit auto-reload up counter / down counter and a 16-bit prescaler. They can offer up to four independent channels on the large-size packages. Each channel can be used for input capture / output compare, PWM or one-period mode outputs.

These general-purpose timers can work with the advanced timer via the link feature for synchronization or event chaining. Any of these general-purpose timers can be used to generate PWM outputs. Each timer has its individual DMA request mechanism. They are capable of handling incremental quadrature encoder signals and the digital outputs coming from 1 to 3 hall-effect sensors.

In debug mode, counters can be frozen.

- TMR9 and TMR12

TMR9 and TMR12 are based on a 16-bit auto-reload up counter / down counter, a 16-bit prescaler, and two independent channels and two complementary channels for input capture / output compare, PWM, or one-period mode output. They can be synchronized with the TMR2, TMR3, and TMR4 full-featured general-purpose timers. They can also be used as simple timers. In debug mode, counters can be frozen. These timers have their separate DMA request generation.

- TMR10, TMR11, TMR13 and TMR14

These timers are based on a 16-bit auto-reload up counter / down counter, a 16-bit prescaler, and one independent channel and one complementary channel for input capture / output compare, PWM, or one-period mode output. They can be synchronized with the TMR2, TMR3, and TMR4 full-featured general-purpose timers. They can also be used as simple timers. In debug mode, counters can be frozen. These timers have their separate DMA request generation.

## Basic Timers (TMR6 and TMR7)

Both timers are mainly used to generate DAC trigger signals, and they could also be used as a generic 16-bit time base.

## SysTick Timer

This timer is dedicated to real-time operating systems, but it could also be used as a standard down counter. Its features include:

- A 24-bit down counter
- Auto-reload capability
- Maskable system interrupt generation when the counter reaches 0
- Programmable clock sources (HCLK or HCLK / 8)

## Watchdog (WDT)

The watchdog consists of a 12-bit down counter and an 8-bit prescaler. It is clocked by an independent internal LICK clock. As it operates independently from the main clock, it can operate in DeepSleep and Standby modes. It can be used either as a watchdog to reset the devices when an error occurs, or as a free running timer for application timeout management. It is self-enabled or not through the User System Data. The counter can be frozen in debug mode.

## Window Watchdog (WWDT)

The window watchdog embeds a 7-bit down counter that can be set as free running. It can be used as a watchdog to reset the devices when an error occurs. It is clocked by the main clock and works as an early warning interrupt feature. The counter can be frozen in debug mode.

## Enhanced Real-Time Clock (ERTC) and Battery Powered Registers (BPR)

The battery-powered domain includes:

- Enhanced real-time clock (ERTC)
- 20x 32-bit battery powered registers (BPRs)

The enhanced real-time clock (ERTC) is an independent BCD timer / counter. It supports the following features:

- Calendar with second, minute, hour (12 or 24 format), weekday, date, month, year, in BCD (binary-coded decimal) format.
- Support sub-seconds value in binary format.
- Automatic correction for 28, 29 (leap year), 30, and 31 days of the month.
- Programmable alarms and periodic interrupts wakeup from DeepSleep or Standby mode.
- To compensate quartz crystal inaccuracy, ERTC can be calibrated via a 512 Hz external output.

These two alarm registers are used to generate an alarm at a specific time whereas the calendar fields can be independently masked for alarm comparison. To generate a periodic interrupt, a 16-bit programmable binary auto-reload down counter with programmable resolution is available and allows automatic wakeup and periodic alarms from every 120  $\mu$ s to every 36 hours. Other 32-bit registers also feature programmable sub-second, second, minute, hour, weekday and date.

A prescaler is used as a time base clock. It is by default configured to generate a time base of 1 second from a clock at 32.768 kHz.

The battery powered registers (BPR) are 32-bit registers used to store 80 bytes of user application data. Battery powered registers are not reset by a system or power reset, nor when the devices are woken up from the Standby mode.

Note: With regard to ERTC, LEXT and BPR-related functions, when  $V_{DD}$  power-on rate is lower than 1.3 ms/V, it is necessary for code to wait 60 ms until the  $V_{DD}$  is higher than 2.57 V before accessing battery powered domain registers. Doing so can guarantee normal access operation even if  $V_{DD}$  voltage drops below 2.57 V later.

## Communication Interfaces

### Serial Peripheral Interface (SPI)

There are up to three SPIs which are able to communicate at a speed of up to 32 Mbits/s in slave and master modes, in full-duplex and half-duplex modes. The frame is configurable to 8 bits or 16 bits. The hardware CRC generation / verification supports basic SD / MMC / SDHC card modes. All SPIs can be served by the DMA controller.

The SPI interface can be configured to operate in TI mode for communications in master and slave modes.

### Inter-integrated Sound Interface (I<sup>2</sup>S)

Three standard I<sup>2</sup>S interfaces (multiplexed with SPI) are available, which can be operated in master or slave mode, in half-duplex mode. The prescaler can be used to generate multiple master mode frequencies. These interfaces can be configured to operate with a 16/24/32 bit resolution, as input or output channels. Audio sampling frequencies ranges from 8 kHz up to 192 kHz. When the I<sup>2</sup>S is configured in master mode, the master clock can be output at 256 times the sampling frequency.

All I<sup>2</sup>Ss can be served by the DMA controller.

In addition, any two of I<sup>2</sup>S interfaces in half-duplex mode can be combined (through hardware) to achieve full-duplex communication function, while the remaining one can still operate independently or used as a SPI.

## Universal Synchronous / Asynchronous Receiver Transmitter (USART)

The devices have embedded eight universal synchronous / asynchronous receiver transmitters (USART1 ~ 8).

These eight interfaces provide asynchronous communication, IrDA SIR ENDEC support, multiprocessor communication mode, single-wire half-duplex communication mode, LIN Master / Slave capability, hardware management of the CTS and RTS signals, RS485 driver enable signal, Smart Card mode (ISO7816 compliant) and SPI-like communication capability. All interfaces can be served by the DMA controllers, with TX/RX swap support.

USART1 and USART6 are able to communicate at a speed of up to 9.375 Mbit/s, while other USART interfaces can be up to 7.5 Mbit/s.

**Table 3. USART Feature Comparison**

USART Feature	USART1/2/3/4	USART6	USART5/7/8
Modem with hardware flow control	Yes	—	RTS only
Continuous communication using DMA	Yes	Yes	Yes
Multiprocessor communication	Yes	Yes	Yes
Synchronous mode	Yes	Yes	Yes
Smart card mode	Yes	Yes	Yes
Single-wire half-duplex communication	Yes	Yes	Yes
IrDA SIR	Yes	Yes	Yes
LIN mode	Yes	Yes	Yes
TX/RX swap	Yes	Yes	Yes
RS-485 driver enable	Yes	Yes	Yes

## Inter-Integrated-Circuit Interface (I<sup>2</sup>C)

Three I<sup>2</sup>C bus interfaces can operate in multi-master and slave modes. They can support standard mode (max. 100 kHz) and fast mode (max. 400 kHz). Specifically, I<sup>2</sup>C1 and I<sup>2</sup>C2 support fast mode plus (max. 1 MHz). Some GPIOs provide ultra-high sink current of 20 mA.

They support 7-bit / 10-bit addressing mode and 7-bit dual addressing mode (as slave). A hardware CRC generation / verification is embedded.

They can be served by DMA controllers and they support SMBus 2.0 / PMBus.

## Controller Area Network (CAN)

The devices offer two controller area network (CAN) interfaces, which are compliant with specifications 2.0A and 2.0B (active) with a bit rate of up to 1 Mbit/s. Each of them can receive and transmit standard frames with 11-bit identifiers as well as extended frames with 29-bit identifiers, having three transmit mailboxes, two receive FIFOs with 3 stages, and 14 scalable filter banks. Each CAN has dedicated 256 bytes of buffer, which is not shared with any other CAN or peripherals.

To guarantee CAN transmission quality, the CAN 2.0 protocol states that its clock source must come from the HEXT-based PLL clock.

## Universal Serial Bus On-The-Go Full-Speed (OTGFS)

The devices have embedded one USB OTG full-speed (12 Mb/s) device/host peripheral with integrated transceivers (PHY). It has software-configurable endpoint settings and supports suspend / resume. The OTGFS controller requires a dedicated 48 MHz clock. In host mode, this clock should be PLL clocked by HEXT crystal, and only in device mode, the 48 MHz HICK can be selected as the source of this clock directly.

OTGFS has the major features such as:

- Dedicated 1280 bytes of buffer (not shared with any other peripherals)
- 8 IN + 8 OUT endpoints (endpoint 0 included, device mode)
- 16 channels (host mode)
- SOF and OE output
- In accordance with the USB 2.0 Specification, the supported transfer speeds are:
  - Host mode: full-speed and low-speed
  - Device mode: full-speed

## Infrared Transmitter (IRTMR)

The devices provide an infrared transmitter solution. The solution is based on the internal connection between TMR10, USART1, or USART2 and TMR11. TMR11 is used to provide carrier frequency, while TMR10, USART1, or USART2 provides the main signal to be sent.

To generate infrared remote control signals, TMR10 channel 1 and TMR11 channel 1 must be correctly configured to generate correct waveforms. All standard IR pulse modulation modes can be obtained by programming two timer output compare channels.

## Cyclic redundancy check (CRC) Calculation Unit

The CRC (cyclic redundancy check) calculation unit is used to get a CRC code from a 32-bit data word using a fixed generator polynomial. Among other applications, CRC-based techniques are used to verify data transmission or storage integrity.

## Analog-to-Digital Converter (ADC)

A 12-bit analog-to-digital converter (ADC) is embedded in the devices and features below:

- Configurable 12-bit, 10-bit, 8-bit, 6-bit resolution with self-calibration
- 5.33 MSPS maximum conversion rate in 12-bit resolution. Conversion time can be shortened through the reduction of resolution
- Share up to 24 external channels, including 6 fast channels
- Two internal channels dedicated to internal temperature sensor ( $V_{TS}$ ), internal reference voltage ( $V_{INTRV}$ )
- Channel-by-channel programmable sampling time
- 2 to 256 times hardware over-sampling, equivalent maximum 16-bit resolution
- Trigger option for both regular and preempted conversions
  - Software
  - Polarity-configurable hardware (internal timer event or GPIO input event)
- Converting modes
  - Single mode or sequential mode
  - In sequential mode, each trigger performs conversions on a selected group of channels
  - Repeated mode converts the selected channels continuously
  - Partition mode

- A voltage monitor feature allows very precise monitoring of the converted voltage of one, some or all selected channels. An interrupt is generated when the converted voltage is outside the programmed thresholds
- The ADC can be served by the DMA controllers

### Temperature Sensor ( $V_{TS}$ )

The temperature sensor generates a voltage  $V_{TS}$  that varies linearly with temperature. The temperature sensor is internally connected to the ADC1\_IN16 input channel which is used to convert the sensor output voltage into a digital value.

The offset of this line varies from chip to chip due to process variation. The internal temperature sensor is more suited to applications that detect temperature variations instead of absolute temperatures. If accurate temperature readings are needed, an external temperature sensor part should be used.

### Internal Reference Voltage ( $V_{INTRV}$ )

The internal reference voltage ( $V_{INTRV}$ ) provides a stable voltage source for ADC. The  $V_{INTRV}$  is internally connected to the ADC1\_IN17 input channel.

### Digital-to-Analog Converter (DAC)

The two 12-bit buffered DACs can be used to convert two digital signals into two analog voltage signal outputs.

This DAC has the following features:

- Two DAC converters: one for each output channel
- 8-bit or 12-bit monotonic output
- Left- or right-aligned data in 12-bit mode
- Synchronized update capability
- Noise-wave generation
- Triangular-wave generation
- Dual DAC channel independent or simultaneous conversions
- DMA capability for each DAC
- External triggers for conversion
- Input voltage reference  $V_{REF+}$

Several DAC trigger inputs are used in the devices. DAC outputs can be triggered through the timer update outputs that are also connected to different DMA channels.

### Serial Wire Debug (SWD) / JTAG Debug Port

The Arm® SWJ-DP interface is embedded in the devices, and it is a combined serial wire debug port and JTAG that enables either a serial wire debug or a JTAG probe to be connected to the target. The JTAG TMS and TCK pins are shared with SWDIO and SWCLK, respectively. In addition, the SWO feature is available for asynchronous tracing in debug mode.

# 3 Overview

## Device Information

**Table 4. Features and Peripheral List**

Part Number		HT32F49153		HT32F49163	
CPU frequency (MHz)		150			
Int. Flash (KB)		128		256	
SRAM (KB)		48			
Timers	Advanced	1	1	1	1
	32-bit general-purpose	1	1	1	1
	16-bit general-purpose	8	8	8	8
	Basic	2	2	2	2
	SysTick	1	1	1	1
	WDT	1	1	1	1
	WWDT	1	1	1	1
	ERTC	1	1	1	1
Communication	I <sup>2</sup> C	3	3	3	3
	SPI <sup>(2)</sup>	3	3	3	3
	I <sup>2</sup> S (half duplex) <sup>(2)(3)</sup>	3	3	3	3
	USART + UART	4 + 3 <sup>(4)</sup>	5 + 3 <sup>(5)</sup>	4 + 3 <sup>(4)</sup>	5 + 3 <sup>(5)</sup>
	CAN	2	2	2	2
	OTGFS	1	1	1	1
	IRTMR	1	1	1	1
Analog	12-bit ADC numbers / external channels	1			
		11 / 17	23 / 24	11 / 17	23 / 24
	12-bit DAC	2			
XMC	—	1 <sup>(1)</sup>	—	1 <sup>(1)</sup>	
GPIO	27 / 39	53 / 87	27 / 39	53 / 87	
Operating temperatures	-40 to +105 °C				
Packages	32-pin QFN, 48-pin LQFP	64-pin LQFP, 100-pin LQFP	32-pin QFN, 48-pin LQFP	64-pin LQFP, 100-pin LQFP	

Note: 1. For the 64-pin LQFP package, XMC only supports the 8-bit mode LCD panel.

2. Half-duplex I<sup>2</sup>S shares the same pin with SPI.

3. Two half-duplex I<sup>2</sup>S can be configured by hardware to achieve full-duplex I<sup>2</sup>S function.

4. For 48-pin packages and smaller, USART8 is not available, and USART5/6/7 can only be used as UART for no CK pinout.

5. For 64-pin packages, USART5/7/8 can only be used as UART for no CK pinout.

## Block Diagram




Figure 1. Block Diagram

## Memory Map




Figure 2. Memory Map

**Table 5. Peripheral Boundary Address**

Bus	Boundary Address	Peripherals
AHB	0xC000 0000 - 0xFFFF FFFF	Reserved
	0xB000 0000 - 0xBFFF FFFF	Reserved
	0xA000 1000 - 0xAFFF FFFF	Reserved
	0xA000 0000 - 0xA000 0FFF	XMC_REG
	0x9000 0000 - 0x9FFF FFFF	Reserved
	0x6000 0000 - 0x8FFF FFFF	XMC
	0x5004 0000 - 0x5FFF FFFF	Reserved
	0x5000 0000 - 0x5003 FFFF	OTG_FS1
	0x4002 6800 - 0x4FFF FFFF	Reserved
	0x4002 6400 - 0x4002 67FF	DMA2
	0x4002 6000 - 0x4002 63FF	DMA1
	0x4002 4000 - 0x4002 5FFF	Reserved
	0x4002 3C00 - 0x4002 3FFF	Flash memory interface (FLASH)
	0x4002 3800 - 0x4002 3BFF	Clock and reset manage (CRM)
	0x4002 3400 - 0x4002 37FF	Reserved
	0x4002 3000 - 0x4002 33FF	CRC
	0x4002 2000 - 0x4002 2FFF	Reserved
	0x4002 1C00 - 0x4002 1FFF	Reserved
	0x4002 1800 - 0x4002 1BFF	Reserved
	0x4002 1400 - 0x4002 17FF	GPIO port F
	0x4002 1000 - 0x4002 13FF	GPIO port E
	0x4002 0C00 - 0x4002 0FFF	GPIO port D
	0x4002 0800 - 0x4002 0BFF	GPIO port C
	0x4002 0400 - 0x4002 07FF	GPIO port B
0x4002 0000 - 0x4002 03FF	GPIO port A	
APB2	0x4001 8000 - 0x4001 FFFF	Reserved
	0x4001 7C00 - 0x4001 7FFF	Reserved
	0x4001 7800 - 0x4001 7BFF	Reserved
	0x4001 7400 - 0x4001 77FF	ACC
	0x4001 4C00 - 0x4001 73FF	Reserved
	0x4001 4800 - 0x4001 4BFF	TMR11 timer
	0x4001 4400 - 0x4001 47FF	TMR10 timer
	0x4001 4000 - 0x4001 43FF	TMR9 timer
	0x4001 3C00 - 0x4001 3FFF	EXINT
	0x4001 3800 - 0x4001 3BFF	SCFG
	0x4001 3400 - 0x4001 37FF	Reserved
	0x4001 3000 - 0x4001 33FF	SPI1 / I <sup>2</sup> S1
	0x4001 2400 - 0x4001 2FFF	Reserved
	0x4001 2000 - 0x4001 23FF	ADC
	0x4001 1800 - 0x4001 1FFF	Reserved

Bus	Boundary Address	Peripherals
APB2	0x4001 1400 - 0x4001 17FF	USART6
	0x4001 1000 - 0x4001 13FF	USART1
	0x4001 0800 - 0x4001 0FFF	Reserved
	0x4001 0400 - 0x4001 07FF	Reserved
	0x4001 0000 - 0x4001 03FF	TMR1 timer
APB1	0x4000 8000 - 0x4000 FFFF	Reserved
	0x4000 7C00 - 0x4000 7FFF	USART8
	0x4000 7800 - 0x4000 7BFF	USART7
	0x4000 7400 - 0x4000 77FF	DAC
	0x4000 7000 - 0x4000 73FF	Power control (PWC)
	0x4000 6C00 - 0x4000 6FFF	Reserved
	0x4000 6800 - 0x4000 6BFF	CAN2
	0x4000 6400 - 0x4000 67FF	CAN1
	0x4000 6000 - 0x4000 63FF	Reserved
	0x4000 5C00 - 0x4000 5FFF	I <sup>2</sup> C3
	0x4000 5800 - 0x4000 5BFF	I <sup>2</sup> C2
	0x4000 5400 - 0x4000 57FF	I <sup>2</sup> C1
	0x4000 5000 - 0x4000 53FF	USART5
	0x4000 4C00 - 0x4000 4FFF	USART4
	0x4000 4800 - 0x4000 4BFF	USART3
	0x4000 4400 - 0x4000 47FF	USART2
	0x4000 4000 - 0x4000 43FF	Reserved
	0x4000 3C00 - 0x4000 3FFF	SPI3 / I <sup>2</sup> S3
	0x4000 3800 - 0x4000 3BFF	SPI2 / I <sup>2</sup> S2
	0x4000 3400 - 0x4000 37FF	Reserved
	0x4000 3000 - 0x4000 33FF	Watchdog timer (WDT)
	0x4000 2C00 - 0x4000 2FFF	Window watchdog timer (WWDT)
	0x4000 2800 - 0x4000 2BFF	ERTC
	0x4000 2400 - 0x4000 27FF	Reserved
	0x4000 2000 - 0x4000 23FF	TMR14 timer
	0x4000 1C00 - 0x4000 1FFF	TMR13 timer
	0x4000 1800 - 0x4000 1BFF	TMR12 timer
	0x4000 1400 - 0x4000 17FF	TMR7 timer
	0x4000 1000 - 0x4000 13FF	TMR6 timer
	0x4000 0C00 - 0x4000 0FFF	Reserved
	0x4000 0800 - 0x4000 0BFF	TMR4 timer
0x4000 0400 - 0x4000 07FF	TMR3 timer	
0x4000 0000 - 0x4000 03FF	TMR2 timer	

## Clock Structure




Figure 3. Clock Structure

# 4 Pin Assignment




Figure 4. 32-pin QFN Pin Assignment




Figure 5. 48-pin LQFP Pin Assignment




Figure 6. 64-pin LQFP Pin Assignment




Figure 7. 100-pin LQFP Pin Assignment

The table below is the pin definition of the HT32F49153/HT32F49163. “—” represents that there is no such pinout on the related package. Unless descriptions in ( ) under pin name, the functions during reset and after reset are the same as those of the actual pin name. Unless otherwise specified, all GPIOs are input floating during reset and after reset, by default. Pin multiplexed functions are selected through GPIOx\_MUXx registers and the additional functions are directly selected/enabled through peripheral registers.

**Table 6. Series Pin Definitions**

Pin Number				Pin Name (Function after Reset)	Type <sup>(1)</sup>	GPIO Level <sup>(2)</sup>	Multiplexed Functions <sup>(3)</sup>	Additional Functions
32 QFN	48 LQFP	64 LQFP	100 LQFP					
—	—	—	1	PE2	I/O	FT	TMR3_EXT / TMR9_BRK / TMR14_CH1C / XMC_A23	—
—	—	—	2	PE3	I/O	FT	TMR3_CH1 / TMR9_CH2C / TMR14_BRK / XMC_A19	—
—	—	—	3	PE4	I/O	FT	TMR3_CH2 / TMR9_CH1C / XMC_A20	—
—	—	—	4	PE5	I/O	FT	TMR3_CH3 / TMR9_CH1 / XMC_A21	—
—	—	—	5	PE6	I/O	FT	TMR3_CH4 / TMR9_CH2 / XMC_A22	—
—	1	1	6	V <sub>DD</sub>	S	—	Digital power supply	—
—	2	2	7	PC13 <sup>(4)</sup>	I/O	FT	—	ERTC_OUT / TAMP1 / WKUP2
—	3	3	8	PC14 <sup>(4)</sup>	I/O	TC	—	LEXT_IN
—	4	4	9	PC15 <sup>(4)</sup>	I/O	TC	—	LEXT_OUT
—	—	—	10	PF9	I/O	FT	TMR4_CH1 / USART6_TX / TMR12_CH1	—
—	—	—	11	PF10	I/O	FT	TMR4_CH2 / USART6_RX / TMR12_CH2	—
2	5	5	12	PF0	I/O	TC	TMR1_CH1 / I2C1_SDA	HEXT_IN
3	6	6	13	PF1	I/O	TC	TMR1_CH2C / I2C1_SCL / SPI2_CS / I2S2_WS	HEXT_OUT
4	7	7	14	NRST	I/O	R	Device reset input / internal reset output (active low)	—
—	—	8	15	PC0	I/O	FTa	I2C3_SCL / I2C1_SCL / USART6_TX / USART7_TX	ADC1_IN10 <sup>(5)</sup>
—	—	9	16	PC1	I/O	FTa	I2C3_SDA / SPI3_MOSI / I2S3_SD / SPI2_MOSI / I2S2_SD / I2C1_SDA / USART6_RX / USART7_RX	ADC1_IN11 <sup>(5)</sup>
—	—	10	17	PC2	I/O	FTa	SPI2_MISO / I2S2_MCK / I2S_SDEXT / USART8_TX / XMC_NWE	ADC1_IN12 <sup>(5)</sup>
—	—	11	18	PC3	I/O	FTa	SPI2_MOSI / I2S2_SD / USART8_RX / XMC_A0	ADC1_IN13 <sup>(5)</sup>
—	—	—	19	PF2	I/O	FT	SPI2_SCK / I2S2_CK / USART7_CK_RTS_DE	—
—	8	12	20	V <sub>SSA</sub>	S	—	Analog ground	—
—	—	—	21	V <sub>REF+</sub>	S	—	Positive reference voltage	—
5	9	13	22	V <sub>DDA</sub>	S	—	Analog power supply	—
6	10	14	23	PA0	I/O	FTa	TMR2_CH1 / TMR2_EXT / TMR9_CH2C / I2C2_SCL / USART2_RX / USART2_CTS / USART4_TX	ADC1_IN0 <sup>(5)</sup> / TAMP2 / WKUP1
7	11	15	24	PA1	I/O	FTa	TMR2_CH2 / TMR9_CH1C / I2C2_SDA / I2C1_SMBA / SPI3_CS / I2S3_WS / USART2_RTS_DE / USART4_RX	ADC1_IN1 <sup>(5)</sup>
8	12	16	25	PA2	I/O	FTa	TMR2_CH3 / TMR9_CH1 / USART2_TX / CAN2_RX / XMC_D4	ADC1_IN2
9	13	17	26	PA3	I/O	FTa	TMR2_CH4 / TMR9_CH2 / I2S2_MCK / USART2_RX / CAN2_TX / XMC_D5	ADC1_IN3
—	—	18	27	V <sub>SS</sub>	S	—	Digital ground	—
—	—	19	28	V <sub>DD</sub>	S	—	Digital power supply	—

Pin Number				Pin Name (Function after Reset)	Type <sup>(1)</sup>	GPIO Level <sup>(2)</sup>	Multiplexed Functions <sup>(3)</sup>	Additional Functions
32 QFN	48 LQFP	64 LQFP	100 LQFP					
10	14	20	29	PA4	I/O	FTa	I2C1_SCL / SPI1_CS / I2S1_WS / SPI3_CS / I2S3_WS / USART2_CK / USART6_TX / TMR14_CH1 / OTGFS1_OE / XMC_D6	ADC1_IN4 / DAC1_OUT
11	15	21	30	PA5	I/O	FTa	TMR2_CH1 / TMR2_EXT / SPI1_SCK / I2S1_CK / USART3_CK / USART3_RX / USART6_RX / TMR13_CH1C / XMC_D7	ADC1_IN5 / DAC2_OUT
12	16	22	31	PA6	I/O	FTa	TMR1_BRK / TMR3_CH1 / SPI1_MISO / I2S1_MCK / I2S2_MCK / USART3_CTS / USART3_RX / TMR13_CH1	ADC1_IN6
13	17	23	32	PA7	I/O	FTa	TMR1_CH1C / TMR3_CH2 / I2C3_SCL / SPI1_MOSI / I2S1_SD / USART3_TX / TMR14_CH1	ADC1_IN7
—	—	24	33	PC4	I/O	FTa	TMR9_CH1 / I2S1_MCK / USART3_TX / TMR13_CH1 / XMC_NE4	ADC1_IN14
—	—	25	34	PC5	I/O	FTa	TMR9_CH2 / I2C1_SMBA / USART3_RX / TMR13_CH1C / XMC_NOE	ADC1_IN15
14	18	26	35	PB0	I/O	FTa	TMR1_CH2C / TMR3_CH3 / SPI1_MISO / I2S1_MCK / SPI3_MOSI / I2S3_SD / USART2_RX / USART3_CK	ADC1_IN8
15	19	27	36	PB1	I/O	FTa	TMR1_CH3C / TMR3_CH4 / SPI1_MOSI / I2S1_SD / SPI2_SCK / I2S2_CK / USART2_CK / USART3_RTS_DE / TMR14_CH1	ADC1_IN9
16	20	28	37	PB2	I/O	FTa	TMR2_CH4 / TMR3_EXT / I2C3_SMBA / SPI3_MOSI / I2S3_SD / TMR14_CH1C	ADC1_IN20
—	—	—	38	PE7	I/O	FTa	TMR1_EXT / USART5_CK / USART7_RX / XMC_D4	ADC1_IN27
—	—	—	39	PE8	I/O	FT	TMR1_CH1C / USART4_TX / USART7_TX / XMC_D5	—
—	—	—	40	PE9	I/O	FT	TMR1_CH1 / USART4_RX / XMC_D6	—
—	—	—	41	PE10	I/O	FT	TMR1_CH2C / USART5_TX / XMC_D7	—
—	—	—	42	PE11	I/O	FT	TMR1_CH2 / USART5_RX / XMC_D8	—
—	—	—	43	PE12	I/O	FT	TMR1_CH3C / SPI1_CS / I2S1_WS / XMC_D9	—
—	—	—	44	PE13	I/O	FT	TMR1_CH3 / SPI1_SCK / I2S1_CK / XMC_D10	—
—	—	—	45	PE14	I/O	FT	TMR1_CH4 / SPI1_MISO / I2S1_MCK / XMC_D11	—
—	—	—	46	PE15	I/O	FT	TMR1_BRK / SPI1_MOSI / I2S1_SD / XMC_D12	—
—	21	29	47	PB10	I/O	FTa	TMR2_CH3 / I2C2_SCL / SPI2_SCK / I2S2_CK / I2S3_MCK / USART3_TX / XMC_NOE	ADC1_IN21
—	22	30	48	PB11	I/O	FTa	TMR2_CH4 / I2C2_SDA / USART3_RX / TMR13_BRK	ADC1_IN22
—	23	31	49	PF8	I/O	FT	TMR2_CH2 / I2C2_SDA / USART7_TX	—
17	24	32	50	V <sub>DD</sub>	S	—	Digital power supply	
—	25	33	51	PB12	I/O	FTa	TMR1_BRK / TMR12_BRK / I2C2_SMBA / SPI2_CS / I2S2_WS / SPI3_SCK / I2S3_CK / USART3_CK / CNA2_RX / XMC_D13	ADC1_IN23
—	26	34	52	PB13	I/O	FTa	CLKOUT / TMR1_CH1C / TMR12_CH1C / I2C3_SMBA / SPI2_SCK / I2S2_CK / I2C3_SCL / USART3_CTS / CAN2_TX	ADC1_IN24
—	27	35	53	PB14	I/O	FTa	TMR1_CH2C / I2C3_SDA / SPI2_MISO / I2S2_MCK / I2S_SDEXT / USART3_RTS_DE / TMR12_CH1 / XMC_D0	ADC1_IN25

Pin Number				Pin Name (Function after Reset)	Type <sup>(1)</sup>	GPIO Level <sup>(2)</sup>	Multiplexed Functions <sup>(3)</sup>	Additional Functions
32 QFN	48 LQFP	64 LQFP	100 LQFP					
—	28	36	54	PB15	I/O	FTa	ERTC_REFIN / TMR1_CH3C / TMR12_CH1C / I2C3_SCL / SPI2_MOSI / I2S2_SD / TMR12_CH2	ADC1_IN26 / WKUP7
—	—	—	55	PD8	I/O	FT	USART3_TX / TMR12_CH2C / XMC_D13	—
—	—	—	56	PD9	I/O	FT	USART3_RX / XMC_D14	—
—	—	—	57	PD10	I/O	FT	USART3_CK / USART4_TX / XMC_D15	—
—	—	—	58	PD11	I/O	FT	I2C2_SMBA / USART3_CTS / XMC_A16	—
—	—	—	59	PD12	I/O	FTf	TMR4_CH1 / I2C2_SCL / USART3_RTS_DE / USART8_CK_RTS_DE / XMC_A17	—
—	—	—	60	PD13	I/O	FTf	TMR4_CH2 / I2C2_SDA / USART8_TX / XMC_A18	—
—	—	—	61	PD14	I/O	FT	TMR4_CH3 / I2C3_SCL / USART8_RX / XMC_D0	—
—	—	—	62	PD15	I/O	FT	TMR4_CH4 / I2C3_SDA / USART7_CK_RTS_DE / XMC_D1	—
—	—	37	63	PC6	I/O	FT	TMR1_CH1 / TMR3_CH1 / I2C1_SCL / I2S2_MCK / USART6_TX / USART7_TX / XMC_D1	—
—	—	38	64	PC7	I/O	FT	TMR1_CH2 / TMR3_CH2 / I2C1_SDA / SPI2_SCK / I2S2_CK / I2S3_MCK / USART6_RX / USART7_RX / XMC_NADV	—
—	—	39	65	PC8	I/O	FT	TMR1_CH3 / TMR3_CH3 / USART8_TX / USART6_CK	—
—	—	40	66	PC9	I/O	FT	CLKOUT / TMR1_CH4 / TMR3_CH4 / I2C3_SDA / USART8_RX / I2C1_SDA / OTGFS1_OE	—
18	29	41	67	PA8	I/O	FT	CLKOUT / TMR1_CH1 / TM9_BRK / I2C3_SCL / USART1_CK / USART2_TX / USART7_RX / OTGFS1_SOF	—
19	30	42	68	PA9	I/O	FT	CLKOUT / TMR1_CH2 / I2C3_SMBA / SPI2_SCK / I2S2_CK / USART1_TX / I2C1_SCL / TRM14_BRK / OTGFS1_VBUS	—
20	31	43	69	PA10	I/O	FT	ERTC_REFIN / TMR1_CH3 / SPI2_MOSI / I2S2_SD / USART1_RX / I2C1_SDA / OTGFS1_ID	—
21	32	44	70	PA11	I/O	TC	TMR1_CH4 / I2C2_SCL / SPI2_CS / I2S2_WS / I2C1_SMBA / USART1_CTS / USART6_TX / CAN1_RX	OTGFS1_D-
22	33	45	71	PA12	I/O	TC	TMR1_EXT / I2C2_SDA / SPI2_MISO / I2S2_MCK / USART1_RTS_DE / USART6_RX / CAN1_TX	OTGFS1_D+
23	34	46	72	PA13 (JTMS / SWDIO)	I/O	FT	PA13 / IR_OUT / I2C1_SDA / I2S_SDEXT / SPI3_MISO / I2S3_MCK / OTGFS1_OE	—
—	35	47	73	PF6	I/O	FT	TMR2_CH1 / I2C2_SCL / USART7_RX	—
—	—	—	74	V <sub>SS</sub>	S	—	Digital ground	—
—	36	48	75	V <sub>DD</sub>	S	—	Digital power supply	—
24	37	49	76	PA14 (JTCK / SWCLK)	I/O	FT	PA14 / I2C1_SMBA / SPI3_MOSI / I2S3_SD / USART2_TX	—
25	38	50	77	PA15 (JTDI)	I/O	FT	PA15 / TMR2_CH1 / TMR2_EXT / SPI1_CS / I2S1_WS / SPI3_CS / I2S3_WS / USART1_TX / USART2_RX / USART7_TX / USART4_RTS_DE / XMC_NE2	—
—	—	51	78	PC10	I/O	FT	SPI3_SCK / I2S3_CK / USART3_TX / USART4_TX	—

Pin Number				Pin Name (Function after Reset)	Type <sup>(1)</sup>	GPIO Level <sup>(2)</sup>	Multiplexed Functions <sup>(3)</sup>	Additional Functions
32 QFN	48 LQFP	64 LQFP	100 LQFP					
—	—	52	79	PC11	I/O	FT	I2S_SDEXT / SPI3_MISO / I2S3_MCK / USART3_RX / USART4_RX / XMC_D2	—
—	—	53	80	PC12	I/O	FT	TMR11_CH1 / I2C2_SDA / SPI3_MOSI / I2S3_SD / USART3_CK / USART4_CK / USART5_TX / XMC_D3	—
—	—	—	81	PD0	I/O	FT	SPI3_MOSI / I2S3_SD / SPI2_CS / I2S2_WS / USART4_RX / CAN1_RX / XMC_D2	—
—	—	—	82	PD1	I/O	FT	SPI2_SCK / I2S2_CK / SPI2_CS / I2S2_WS / USART4_TX / CAN1_TX / XMC_D3	—
—	—	54	83	PD2	I/O	FT	TMR3_EXT / USART3_RTS_DE / USART5_RX / XMC_NWE	—
—	—	—	84	PD3	I/O	FT	SPI2_SCK / I2S2_CK / SPI2_MISO / I2S2_MCK / USART2_CTS / XMC_CLK	—
—	—	—	85	PD4	I/O	FT	SPI2_MOSI / I2S2_SD / USART2_RTS_DE / XMC_NOE	—
—	—	—	86	PD5	I/O	FT	USART2_TX / XMC_NWE	—
—	—	—	87	PD6	I/O	FT	SPI3_MOSI / I2S3_SD / USART2_RX / XMC_NWAIT	—
—	—	—	88	PD7	I/O	FT	USART2_CK / XMC_NE1	—
26	39	55	89	PB3 (JTDO)	I/O	FT	PB3 / SWO / TMR2_CH2 / I2C2_SDA / SPI1_SCK / I2S1_CK / SPI3_SCK / I2S3_CK / USART1_RX / USART1_RTS_DE / USART7_RX / USART5_TX	—
27	40	56	90	PB4 (NJTRST)	I/O	FT	PB4 / TMR3_CH1 / TMR11_BRK / I2C3_SDA / SPI1_MISO / I2S1_MCK / SPI3_MISO / I2S3_MCK / USART1_CTS / I2S_SDEXT / USART7_TX / USART5_RX	—
28	41	57	91	PB5	I/O	FT	TMR3_CH2 / TMR10_BRK / I2C3_SMBA / SPI1_MOSI / I2S1_SD / SPI3_MOSI / I2S3_SD / USART1_CK / USART5_RX / CNA2_RX / USART5_RTS_DE	WKUP6
29	42	58	92	PB6	I/O	FT	TMR4_CH1 / TMR10_CH1C / I2C1_SCL / I2S1_MCK / SPI3_CS / I2S3_WS USART1_TX / USART5_TX / CNA2_TX / USART4_CK	—
30	43	59	93	PB7	I/O	FT	TMR4_CH2 / TMR11_CH1C / I2C1_SDA / SPI3_SCK / I2S3_CK / USART1_RX / USART4_CTS / XMC_NADV	—
31	44	60	94	BOOT0	I	B	Boot mode select 0	—
32	45	61	95	PB8	I/O	FT	TMR2_CH1 / TMR2_EXT / TRM4_CH3 / TMR10_CH1 / I2C1_SCL / SPI3_MISO / I2S3_MCK / USART1_TX / USART5_RX / CAN1_RX	—
—	46	62	96	PB9	I/O	FT	IR_OUT / TMR2_CH2 / TMR4_CH4 / TMR11_CH1 / I2C1_SDA / SPI2_CS / I2S2_WS / SPI3_MOSI / I2S3_SD / I2C2_SDA / USART5_TX / CAN1_TX / I2S1_MCK	—
—	—	—	97	PE0	I/O	FT	TMR4_EXT / USART8_RX / TMR13_CH1 / XMC_LB	—
—	—	—	98	PE1	I/O	FT	TMR1_CH2C / USART8_TX / TMR14_CH1 / XMC_UB	—
—	47	63	99	V <sub>SS</sub>	S	—	Digital ground	—
1	48	64	100	V <sub>DD</sub>	S	—	Digital power supply	—
—	—/49	—	—	EPAD (V <sub>SS</sub> )	S	—	Digital ground	—

Pin Number				Pin Name (Function after Reset)	Type <sup>(1)</sup>	GPIO Level <sup>(2)</sup>	Multiplexed Functions <sup>(3)</sup>	Additional Functions
32 QFN	48 LQFP	64 LQFP	100 LQFP					
33	—	—	—	EPAD (V <sub>SS</sub> / V <sub>SSA</sub> )	S	—	Digital ground / Analog ground	

Note: 1. I = input, O = output, S = power supply.

2. TC = standard 3.3 V GPIO, FT = general 5 V-tolerant GPIO, FTa = 5 V-tolerant GPIO with analog function, FTf = 5 V-tolerant GPIO with 20 mA sink current capability, R = bidirectional reset pin with embedded weak pull-up resistor, B = dedicated BOOT0 pin with embedded weak pull-down resistor. Of those, FTa pin has 5 V-tolerant characteristics when configured as input floating, input pull-up, or input pull-down mode. However, it cannot be 5 V-tolerant when analog mode. In this case, its input level should not be higher than V<sub>DD</sub> + 0.3 V.
3. Function availability depend on the selected product part number. Any of GPIOs has EVENTOUT feature.
4. PC13, PC14, and PC15 are supplied through power switch. Since the switch only drives a limited amount of current (3 mA), the use of GPIOs PC13 to PC15 in output mode is limited not to be used as a current source (e.g. to drive an LED).
5. PA0, PA1, PC0, PC1, PC2 and PC3 represent fast ADC channel, others slow ADC channels.

# 5 Electrical Characteristics

## Test Conditions

### Minimum and Maximum Values

The minimum and maximum values are obtained in the worst conditions. Data based on characterization results, design simulation and / or technology characteristics are indicated in the table footnotes and are not tested in production. The minimum and maximum values represent the mean value plus or minus three times the standard deviation (mean  $\pm 3\sigma$ ).

### Typical Values

Typical values are based on  $T_A = 25\text{ }^\circ\text{C}$ ,  $V_{DD} = 3.3\text{ V}$ .

### Typical Curves

All typical curves are provided only as design guidelines and are not tested.

### Power Supply Scheme




Figure 8. Power Supply Scheme

## Absolute Maximum Values

### Ratings

If stresses were out of the absolute maximum ratings listed in the following tables, it may cause permanent damage to the devices. These are the maximum stresses only that the devices could withstand, but the functional operation of the devices under these conditions is not implied. Exposure to maximum rating conditions for an extended period of time may affect device reliability.

**Table 7. Voltage Characteristics**

Symbol	Parameter	Min.	Max.	Unit
$V_{DDx} - V_{SS}$	External Main Supply Voltage	-0.3	4.0	V
$V_{IN}$	Input Voltage on FT and FTf GPIO	$V_{SS} - 0.3$	6.0	
	Input Voltage on FTa GPIO (Set as Input Floating, Input Pull-up, or Input Pull-down Mode)			
	Input Voltage on TC GPIO	$V_{SS} - 0.3$	4.0	
Input Voltage on FTa GPIO (Set as Analog Mode)				
$ \Delta V_{DDx} $	Variations between Different $V_{DD}$ Power Pins	—	50	mV
$ V_{SSx} - V_{SS} $	Variations between All the Different Ground Pins	—	50	

**Table 8. Current Characteristics**

Symbol	Parameter	Max.	Unit
$I_{VDD}$	Total Current into $V_{DD}$ Power Lines (Source)	150	mA
$I_{VSS}$	Total Current out of $V_{SS}$ Ground Lines (Sink)	150	
$I_{IO}$	Output Current Sunk by Any GPIO and Control Pin	25	
	Output Current Source By Any GPIO And Control Pin	-25	

**Table 9. Temperature Characteristics**

Symbol	Parameter	Max.	Unit
$T_{STG}$	Storage Temperature Range	-60 ~ +150	°C
$T_J$	Maximum Junction Temperature	125	

### Electrical Sensitivity

Based on three different tests (HBM, CDM, and LU) using specific measurement methods, the devices are stressed in order to determine its performance in terms of electrical sensitivity.

#### Electrostatic Discharge (ESD)

Electrostatic discharges are applied to the pins of each sample according to each pin combination. This test is in accordance with the JS-001-2017 / JS-002-2018 standard.

**Table 10. ESD Values**

Symbol	Parameter	Conditions	Class	Min	Unit
$V_{ESD(HBM)}$	Electrostatic discharge voltage (human body model)	$T_A = +25\text{ °C}$ , conform to JS-001-2017	3A	±4000	V
$V_{ESD(CDM)}$	Electrostatic discharge voltage (charge device model)	$T_A = +25\text{ °C}$ , conform to JS-002-2018	III	±1000	

### Static Latch-up

Tests compliant with EIA / JESD78E IC latch-up standard are required to assess the latch-up performance:

- A supply overvoltage is applied to each power supply pin;
- A current injection is applied to each input, output and configurable GPIO pin.

**Table 11. Latch-up Values**

Symbol	Parameter	Conditions	Level / Class
LU	Static Latch-Up Class	T <sub>A</sub> = +105 °C, conform to EIA / JESD78E	II level A (±200 mA)

## General Operating Conditions

**Table 12. General Operating Conditions**

Symbol	Parameter	Conditions	Min.	Max.	Unit	
f <sub>HCLK</sub>	Internal AHB Clock Frequency	LDO voltage	1.3 V	0	150	MHz
			1.2 V	0	120	
			1.1 V	0	64	
f <sub>PCLK1</sub>	Internal APB1 Clock Frequency	LDO voltage	1.3 V	0	120	MHz
			1.2 V, 1.1 V	0	f <sub>HCLK</sub>	
f <sub>PCLK2</sub>	Internal APB2 Clock Frequency	—	0	f <sub>HCLK</sub>	MHz	
V <sub>DD</sub>	Digital Operating Voltage	—	2.4	3.6	V	
V <sub>DDA</sub>	Analog Operating Voltage	Must be the same potential as V <sub>DD</sub>	V <sub>DD</sub>		V	
P <sub>D</sub>	Power Dissipation: T <sub>A</sub> = 105 °C	100 LQFP – 14 mm × 14 mm	—	264	mW	
		64 LQFP – 7 mm × 7 mm	—	216		
		48 LQFP – 7 mm × 7 mm	—	216		
		32 QFN – 4 mm × 4 mm	—	280		
T <sub>A</sub>	Ambient Temperature	—	-40	105	°C	

## Operating Conditions at Power-up / Power-down

**Table 13. Operating Conditions at Power-up / Power-down**

Symbol	Parameter	Min.	Max.	Unit
t <sub>VDD</sub>	V <sub>DD</sub> Rising Time Rate	0	∞(Note)	ms / V
	V <sub>DD</sub> Falling Time Rate	20	∞	μs / V

Note: When the V<sub>DD</sub> rising time rate is lower than 1.3 ms / V, it is necessary for code to wait 60 ms until the V<sub>DD</sub> is higher than 2.57 V before accessing battery powered domain registers.

## Embedded Reset and Power Control Block Characteristics

**Table 14. Embedded Reset Characteristics**

Symbol	Parameter	Min.	Typ.	Max.	Unit
V <sub>POR</sub>	Power On Reset Threshold	1.81	2.1	2.4	V
V <sub>LVR</sub>	Low Voltage Reset Threshold	1.68 <sup>(2)</sup>	1.9	2.08	V
V <sub>LVRhyst</sub>	LVR Hysteresis	—	180	—	mV
T <sub>RESTEMPO</sub>	Reset Temporization: CPU starts execution after V <sub>DD</sub> keeps higher than V <sub>POR</sub> for T <sub>RESTEMPO</sub>	—	3.5	—	ms

Note: 1. Guaranteed by characterization results, not tested in production.

2. The product behavior is guaranteed by design down to the minimum V<sub>LVR</sub> value.




Figure 9. Power On Reset and Low Voltage Reset Waveform

Table 15. Programmable Voltage Monitoring Characteristics

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
V <sub>PVM1</sub>	PVM Threshold 1 (PVMSEL[2:0] = 001)	Rising edge	2.19	2.28	2.37	V
		Falling edge	2.09	2.18	2.27	V
V <sub>PVM2</sub>	PVM Threshold 2 (PVMSEL[2:0] = 010)	Rising edge <sup>(Note)</sup>	2.28	2.38	2.48	V
		Falling edge <sup>(Note)</sup>	2.18	2.28	2.38	V
V <sub>PVM3</sub>	PVM Threshold 3 (PVMSEL[2:0] = 011)	Rising edge <sup>(Note)</sup>	2.38	2.48	2.58	V
		Falling edge <sup>(Note)</sup>	2.28	2.38	2.48	V
V <sub>PVM4</sub>	PVM Threshold 4 (PVMSEL[2:0] = 100)	Rising edge <sup>(Note)</sup>	2.47	2.58	2.69	V
		Falling edge <sup>(Note)</sup>	2.37	2.48	2.59	V
V <sub>PVM5</sub>	PVM Threshold 5 (PVMSEL[2:0] = 101)	Rising edge <sup>(Note)</sup>	2.57	2.68	2.79	V
		Falling edge <sup>(Note)</sup>	2.47	2.58	2.69	V
V <sub>PVM6</sub>	PVM Threshold 6 (PVMSEL[2:0] = 110)	Rising edge <sup>(Note)</sup>	2.66	2.78	2.9	V
		Falling edge <sup>(Note)</sup>	2.56	2.68	2.8	V
V <sub>PVM7</sub>	PVM Threshold 7 (PVMSEL[2:0] = 111)	Rising edge	2.76	2.88	3	V
		Falling edge	2.66	2.78	2.9	V
V <sub>HYS_P</sub> <sup>(Note)</sup>	PVM Hysteresis	—	100	—	mV	
I <sub>DD(PVM)</sub> <sup>(Note)</sup>	PVM Current Dissipation	—	20	30	μA	

Note: Guaranteed by characterization results, not tested in production.

## Memory Characteristics

**Table 16. Flash Memory Characteristics**

Symbol	Parameter	Conditions	Typ. <sup>(Note)</sup>	Max. <sup>(Note)</sup>	Unit
T <sub>PROG</sub>	Programming Time	—	40	42	μs
t <sub>SE</sub>	Sector Erase Time (2 KB)	HT32F49163	13.2	16	ms
	Sector Erase Time (1 KB)	HT32F49153	6.6	8	
t <sub>ME</sub>	Mass Erase Time	—	8.2	10	ms

Note: Guaranteed by design, not tested in production.

**Table 17. Flash Memory Endurance and Data Retention<sup>(Note)</sup>**

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
N <sub>END</sub>	Endurance	T <sub>A</sub> = -40 ~ 105 °C	100	—	—	kcycles
t <sub>RET</sub>	Data Retention	T <sub>A</sub> = 105 °C	10	—	—	year

Note: Guaranteed by design, not tested in production.

## Supply Current Characteristics

The current consumption, obtained by characterization results and not tested in production, is subjected to several parameters and factors such as the operating voltage, ambient temperature, GPIO pin loading, device software configuration, operating frequencies, GPIO pin switching rate, and executed binary code.

### Typical and Maximum Current Consumption

The MCU is placed under the following conditions:

- All GPIO pins are in analog mode.
- Flash memory access time depends on the f<sub>HCLK</sub> frequency (0 ~ 32 MHz : zero-wait state; 33 ~ 64 MHz: one wait state; 65 ~ 96 MHz: two wait states; 97 ~ 128 MHz: three wait states; 129 MHz and above: four wait states)
- Prefetch ON
- When the peripherals are enabled:
  - If f<sub>HCLK</sub> > 120 MHz, then f<sub>PCLK1</sub> = f<sub>HCLK</sub>/2, f<sub>PCLK2</sub> = f<sub>HCLK</sub>, f<sub>ADCCLK</sub> = f<sub>PCLK2</sub>/2
  - If f<sub>HCLK</sub> ≤ 120 MHz, then f<sub>PCLK1</sub> = f<sub>HCLK</sub>, f<sub>PCLK2</sub> = f<sub>HCLK</sub>, f<sub>ADCCLK</sub> = f<sub>PCLK2</sub>/2
- Unless otherwise specified, the typical values are measured with V<sub>DD</sub> = 3.3 V and T<sub>A</sub> = 25 °C conditions, and the maximum values are measured with V<sub>DD</sub> = 3.6 V.

**Table 18. Typical Current Consumption in Run Mode**

Symbol	Parameter	Conditions	f <sub>HCLK</sub>	LDO Voltage (V)	Typ.		Unit
					All Peripherals Enabled	All Peripherals Disabled	
I <sub>DD</sub>	Supply Current in Run Mode	High Speed External Crystal (HEXT) <sup>(1)(2)</sup>	150 MHz	1.3	38.4	16.8	mA
			120 MHz	1.2	33.5	13.2	
			108 MHz	1.2	30.2	12.0	
			72 MHz	1.2	20.4	8.22	
			64 MHz	1.1	16.7	6.92	
			48 MHz	1.1	13.0	5.72	
			36 MHz	1.1	9.98	4.54	
			24 MHz	1.1	7.25	3.64	
			16 MHz	1.1	5.15	2.77	
			8 MHz	1.1	2.81	1.60	
			4 MHz	1.1	1.93	1.30	
			2 MHz	1.1	1.50	1.15	
		1 MHz	1.1	1.29	1.07		
		High Speed Internal Clock (HICK) <sup>(2)</sup>	150 MHz	1.3	38.4	16.8	mA
			120 MHz	1.2	33.4	13.1	
			108 MHz	1.2	30.1	11.9	
			72 MHz	1.2	20.3	8.09	
			64 MHz	1.1	16.6	6.76	
			48 MHz	1.1	12.9	5.52	
			36 MHz	1.1	9.91	4.30	
			24 MHz	1.1	7.12	3.37	
			16 MHz	1.1	4.96	2.46	
			8 MHz	1.1	2.54	1.24	
			4 MHz	1.1	1.63	0.93	
2 MHz	1.1		1.18	0.77			
1 MHz	1.1	0.96	0.69				

Note: 1. External clock is 8 MHz.  
2. PLL is on when f<sub>HCLK</sub> > 8 MHz.

**Table 19. Typical Current Consumption in Sleep Mode**

Symbol	Parameter	Conditions	f <sub>HCLK</sub>	LDO Voltage (V)	Typ.		Unit
					All Peripherals Enabled	All Peripherals Disabled	
I <sub>DD</sub>	Supply Current in Sleep Mode	High Speed External Crystal (HEXT) <sup>(1)(2)</sup>	150 MHz	1.3	31.5	6.14	mA
			120 MHz	1.2	27.0	5.18	
			108 MHz	1.2	24.3	4.74	
			72 MHz	1.2	16.5	3.42	
			64 MHz	1.1	13.5	3.08	
			48 MHz	1.1	10.6	2.85	
			36 MHz	1.1	8.19	2.39	
			24 MHz	1.1	6.06	2.21	
			16 MHz	1.1	4.36	1.81	
			8 MHz	1.1	2.42	1.12	
			4 MHz	1.1	1.74	1.06	
			2 MHz	1.1	1.41	1.03	
		1 MHz	1.1	1.24	1.01	mA	
		High Speed Internal Clock (HICK) <sup>(2)</sup>	150 MHz	1.3	31.5		6.13
			120 MHz	1.2	26.9		5.05
			108 MHz	1.2	24.2		4.61
			72 MHz	1.2	16.4		3.28
			64 MHz	1.1	13.4		2.81
			48 MHz	1.1	10.5		2.57
			36 MHz	1.1	8.10		2.08
			24 MHz	1.1	5.91		1.90
			16 MHz	1.1	4.15		1.48
			8 MHz	1.1	2.15		0.75
4 MHz	1.1		1.44	0.69			
2 MHz	1.1	1.08	0.65				
1 MHz	1.1	0.91	0.63				

Note: 1. External clock is 8 MHz.  
2. PLL is on when f<sub>HCLK</sub> > 8 MHz.

**Table 20. Maximum Current Consumption in Run Mode**

Symbol	Parameter	Conditions	f <sub>HCLK</sub>	LDO Voltage (V)	Max.		Unit
					T <sub>A</sub> = 85 °C	T <sub>A</sub> = 105 °C	
I <sub>DD</sub>	Supply Current in Run Mode	High Speed External Crystal (HEXT) <sup>(Note)</sup> (All Peripherals Enabled)	150 MHz	1.3	40.6	42.7	mA
			120 MHz	1.2	34.4	35.2	
			108 MHz	1.2	31.1	31.9	
			72 MHz	1.2	21.2	22.0	
			64 MHz	1.1	17.6	18.4	
			48 MHz	1.1	13.9	14.7	
			36 MHz	1.1	10.8	11.6	
			24 MHz	1.1	8.07	8.85	
			16 MHz	1.1	5.96	6.71	
		8 MHz	1.1	3.67	4.44		
		High Speed External Crystal (HEXT) <sup>(Note)</sup> (All Peripherals Disabled)	150 MHz	1.3	18.8	19.6	mA
			120 MHz	1.2	13.9	14.6	
			108 MHz	1.2	12.7	13.4	
			72 MHz	1.2	8.91	9.60	
			64 MHz	1.1	7.73	8.50	
			48 MHz	1.1	6.52	7.28	
			36 MHz	1.1	5.32	6.07	
			24 MHz	1.1	4.42	5.16	
16 MHz	1.1		3.53	4.25			
8 MHz	1.1	2.34	3.06				

Note: External clock is 8 MHz, and PLL is on when f<sub>HCLK</sub> > 8 MHz.

**Table 21. Maximum Current Consumption in Sleep Mode**


Symbol	Parameter	Conditions	f <sub>HCLK</sub>	LDO Voltage (V)	Max.		Unit
					T <sub>A</sub> = 85 °C	T <sub>A</sub> = 105 °C	
I <sub>DD</sub>	Supply Current in Sleep Mode	High Speed External Crystal (HEXT) <sup>(Note)</sup> (All Peripherals Enabled)	150 MHz	1.3	32.8	34.8	mA
			120 MHz	1.2	27.8	28.7	
			108 MHz	1.2	25.2	26.0	
			72 MHz	1.2	17.3	18.0	
			64 MHz	1.1	14.4	15.2	
			48 MHz	1.1	11.5	12.3	
			36 MHz	1.1	9.04	9.83	
			24 MHz	1.1	6.89	7.65	
			16 MHz	1.1	5.17	5.92	
		8 MHz	1.1	3.28	4.04		
		High Speed External Crystal (HEXT) <sup>(Note)</sup> (All Peripherals Disabled)	150 MHz	1.3	6.97	7.56	mA
			120 MHz	1.2	5.87	6.56	
			108 MHz	1.2	5.43	6.11	
			72 MHz	1.2	4.10	4.77	
			64 MHz	1.1	3.87	4.58	
			48 MHz	1.1	3.63	4.34	
			36 MHz	1.1	3.16	3.87	
			24 MHz	1.1	2.98	3.69	
16 MHz	1.1		2.57	3.27			
8 MHz	1.1	1.87	2.57				

Note: External clock is 8 MHz, and PLL is on when f<sub>HCLK</sub> > 8 MHz.


**Table 22. Typical and Maximum Current Consumptions in Deepsleep and Standby Modes<sup>(Note)</sup>**

Symbol	Parameter	Conditions	Typ.		Max.			Unit
			V <sub>DD</sub> = 2.4 V	V <sub>DD</sub> = 3.3 V	T <sub>A</sub> = 25 °C	T <sub>A</sub> = 85 °C	T <sub>A</sub> = 105 °C	
I <sub>DD</sub>	Supply Current in Deepsleep Mode	LDO 1.2 V in normal mode, HICK and HEXT OFF, WDT OFF	281	286	330	910	1540	μA
		LDO in extra low-power mode, HICK and HEXT OFF, WDT OFF	141	143	160	550	980	
	Supply Current in Standby Mode	LEX <sub>T</sub> and ERT <sub>C</sub> OFF	2.6	3.9	5.0	6.8	8.1	μA
		LEX <sub>T</sub> and ERT <sub>C</sub> ON	3.6	5.4	6.5	8.8	12.9	

Note: Guaranteed by characterization results, not tested in production.



**Figure 10. Typical Current Consumption in Deepsleep Mode with LDO 1.2 V in Normal Mode vs. Temperature at Different  $V_{DD}$**



**Figure 11. Typical Current Consumption in Deepsleep Mode with LDO in Extra Low-power Mode vs. Temperature at Different  $V_{DD}$**




Figure 12. Typical Current Consumption in Standby Mode vs. Temperature at Different V<sub>DD</sub>

### On-chip Peripheral Current Consumption

The MCU is placed under the following conditions:

- All GPIO pins are in analog mode.
- The given value is calculated by measuring the current consumption difference between “all peripherals clocked OFF” and “only one peripheral clocked ON”.

Table 23. Peripheral Current Consumption

Peripheral	LDO Voltage (V)			Unit	
	1.3	1.2	1.1		
AHB	DMA1	4.37	3.98	3.67	µA / MHz
	DMA2	4.31	3.91	3.60	
	SRAM	1.02	0.93	0.85	
	Flash	12.41	11.25	10.55	
	GPIOA	0.75	0.68	0.63	
	GPIOB	0.72	0.66	0.61	
	GPIOC	0.75	0.68	0.63	
	GIOD	0.66	0.61	0.57	
	GPIOE	0.70	0.62	0.59	
	GPIOF	0.76	0.71	0.65	
	XMC	5.34	4.82	4.44	
	CRC	0.53	0.47	0.45	
	OTGFS1	25.33	23.04	21.27	

Peripheral		LDO Voltage (V)			Unit
		1.3	1.2	1.1	
APB1	TMR2	9.98	9.12	8.42	μA / MHz
	TMR3	7.10	6.49	6.01	
	TMR4	7.12	6.49	6.00	
	TMR6	0.85	0.78	0.73	
	TMR7	0.84	0.77	0.70	
	TMR12	6.89	6.27	5.75	
	TMR13	4.19	3.82	3.52	
	TMR14	4.26	3.89	3.57	
	WWDT	0.51	0.46	0.44	
	SPI2 / I <sup>2</sup> S2	3.12	2.83	2.61	
	SPI3 / I <sup>2</sup> S3	3.61	3.28	3.02	
	USART2	5.31	4.86	4.49	
	USART3	5.21	4.76	4.40	
	USART4	2.68	2.45	2.25	
	USART5	2.63	2.40	2.21	
	I <sup>2</sup> C1	6.66	6.09	5.60	
	I <sup>2</sup> C2	6.46	5.90	5.44	
	I <sup>2</sup> C3	6.56	5.99	5.52	
	CAN1	3.06	2.77	2.56	
	CAN2	2.53	2.31	2.12	
PWC	0.89	0.83	0.76		
DAC1 / 2	2.06	1.90	1.75		
USART7	2.63	2.42	2.22		
USART8	2.65	2.42	2.21		
APB2	TMR1	10.15	9.26	8.58	μA / MHz
	USART1	5.12	4.66	4.32	
	USART6	2.71	2.48	2.29	
	ADC1	9.13	8.33	7.67	
	SPI1 / I <sup>2</sup> S1	3.24	2.97	2.72	
	SCFG	0.22	0.21	0.19	
	TMR9	6.19	5.64	5.22	
	TMR10	3.87	3.52	3.25	
	TMR11	4.13	3.77	3.48	
ACC	0.28	0.26	0.24		

## External Clock Source Characteristics

### High-speed External Clock Generated from a Crystal / Ceramic Resonator

The high-speed external (HEXT) clock can be supplied with a 4 to 25 MHz crystal / ceramic resonator oscillator. All the information given in this paragraph are based on characterization results obtained with typical external components specified in the table below. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

**Table 24. HEXT 4 ~ 25 MHz Crystal Characteristics<sup>(1)(2)</sup>**


Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
$f_{\text{HEXT\_IN}}$	Oscillator Frequency	—	4	8	25	MHz
$t_{\text{SU(HEXT)}}^{(3)}$	Startup Time	$V_{\text{DD}}$ is stabilized	—	2	—	ms

Note: 1. Oscillator characteristics are given by the crystal / ceramic resonator manufacturer.

2. Guaranteed by characterization results, not tested in production.

3.  $t_{\text{SU(HEXT)}}$  is the startup time measured from the moment HEXT is enabled (by software) to a stabilized 8 MHz oscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer.

For  $C_{L1}$  and  $C_{L2}$ , it is recommended to use high-quality external ceramic capacitors in the 5 pF to 33 pF range (typ.), designed for high-frequency applications, and selected to meet the requirements of the crystal or resonator.  $C_{L1}$  and  $C_{L2}$  are usually the same size. The crystal manufacturer typically specifies a load capacitance that is the series combination of  $C_{L1}$  and  $C_{L2}$ . PCB and MCU pin capacitance must be taken into account when selecting  $C_{L1}$  and  $C_{L2}$ . The load capacitance  $C_L$  is based on the following formula:  $C_L = C_{L1} \times C_{L2} / (C_{L1} + C_{L2}) + C_{\text{stray}}$ , where  $C_{\text{stray}}$  is the pin capacitance and board or PCB-related capacitance. Typically, it is between 2 pF and 7 pF.



**Figure 13. HEXT Typical Application with an 8 MHz Crystal**


### High-speed External Clock Generated from an External Source

The characteristics given in the table below come from tests performed using a high-speed external clock source.

**Table 25. HEXT External Source Characteristics**

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
$f_{\text{HEXT\_ext}}$	User External Clock Source Frequency <sup>(Note)</sup>	—	1	8	25	MHz
$V_{\text{HEXTH}}$	HEXT_IN Input Pin High Level Voltage		$0.7V_{\text{DD}}$	—	$V_{\text{DD}}$	V
$V_{\text{HEXTL}}$	HEXT_IN Input Pin Low Level Voltage		$V_{\text{SS}}$	—	$0.3V_{\text{DD}}$	
$t_{\text{w(HEXT)}}$ $t_{\text{w(HEXT)}}$	HEXT_IN High or Low Time <sup>(Note)</sup>		5	—	—	ns
$t_{\text{r(HEXT)}}$ $t_{\text{f(HEXT)}}$	HEXT_IN Rising or Falling Time <sup>(Note)</sup>		—	—	20	
$C_{\text{in(HEXT)}}$	HEXT_IN Input Capacitance <sup>(Note)</sup>		—	—	5	pF
Duty <sub>(HEXT)</sub>	Duty Cycle		—	45	—	55
$I_{\text{L}}$	HEXT_IN Input Leakage Current	$V_{\text{SS}} \leq V_{\text{IN}} \leq V_{\text{DD}}$	—	—	$\pm 1$	$\mu\text{A}$

Note: Guaranteed by design, not tested in production.



**Figure 14. High-speed External Source AC Timing Diagram**

### Low-speed External Clock Generated from a Crystal / Ceramic Resonator

The low-speed external (LEXT) clock can be supplied with a 32.768 kHz crystal / ceramic resonator oscillator. All the information given in this paragraph are based on characterization results obtained with typical external components specified in the table below. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

**Table 26. LEXT 32.768 kHz Crystal Characteristics<sup>(1)(2)</sup>**


Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
$t_{\text{SU(LEXT)}}$	Startup Time	$V_{\text{DD}}$ is stabilized	—	200	—	ms

Note: 1. Oscillator characteristics given by the crystal / ceramic resonator manufacturer.

2. Guaranteed by characterization results, not tested in production.

For  $C_{\text{L1}}$  and  $C_{\text{L2}}$ , it is recommended to use high-quality ceramic capacitors in the 5 pF to 20 pF range and select to meet the requirements of the crystal or resonator.  $C_{\text{L1}}$  and  $C_{\text{L2}}$ , are usually the same size. The crystal manufacturer typically specifies a load capacitance that is the series combination of  $C_{\text{L1}}$  and  $C_{\text{L2}}$ .

Load capacitance  $C_L$  is based on the following formula:  $C_L = C_{L1} \times C_{L2} / (C_{L1} + C_{L2}) + C_{stray}$  where  $C_{stray}$  is the pin capacitance and board or PCB-related capacitance. Typically, it is between 2 pF and 7 pF.



Note: No external resistor is required between LEXT\_IN and LEXT\_OUT and it is also prohibited to add it.

**Figure 15. LEXT Typical Application with a 32.768 kHz Crystal**


### Low-speed External Clock Generated from an External Source

The characteristics given in the table below come from tests performed using a low-speed external clock source.

**Table 27. LEXT External Source Characteristics**

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
$f_{LEXT\_ext}$	User External Clock Source Frequency <sup>(Note)</sup>		—	32.768	1000	kHz
$V_{LEXTH}$	LEXT_IN Input Pin High Level Voltage		$0.7V_{DD}$	—	$V_{DD}$	V
$V_{LEXTL}$	LEXT_IN Input Pin Low Level Voltage		$V_{SS}$	—	$0.3V_{DD}$	
$t_{w(LEXT)}$ $t_{w(LEXT)}$	LEXT_IN High or Low Time <sup>(Note)</sup>	—	450	—	—	ns
$t_{r(LEXT)}$ $t_{f(LEXT)}$	LEXT_IN Rising or Falling Time <sup>(Note)</sup>		—	—	50	
$C_{in(LEXT)}$	LEXT_IN Input Capacitance <sup>(Note)</sup>	—	—	5	—	pF
Duty <sub>(LEXT)</sub>	Duty Cycle	—	30	—	70	%
$I_L$	LEXT_IN Input Leakage Current	$V_{SS} \leq V_{IN} \leq V_{DD}$	—	—	$\pm 1$	$\mu A$

Note: Guaranteed by design, not tested in production.



**Figure 16. Low-speed External Source AC Timing Diagram**

## Internal Clock Source Characteristics

### High-speed Internal Clock (HICK)

Table 28. HICK Clock Characteristics

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit	
$f_{\text{HICK}}$	Frequency	—	—	48	—	MHz	
$\text{DuCy}_{(\text{HICK})}$	Duty Cycle	—	45	—	55	%	
$\text{ACC}_{\text{HICK}}$	HICK Clock Accuracy	User-trimmed with the CRM_CTRL register <sup>(1)</sup>	-1	—	1	%	
		ACC-trimmed <sup>(1)</sup>	-0.25	—	0.25		
		Factory-calibrated <sup>(2)</sup>	$T_A = -40 \sim 105 \text{ }^\circ\text{C}$	-2.5	—		2.5
			$T_A = -40 \sim 85 \text{ }^\circ\text{C}$	-2	—		2
			$T_A = 0 \sim 70 \text{ }^\circ\text{C}$	-1.5	—		1.5
$T_A = 25 \text{ }^\circ\text{C}$	-1	0.5	1				
$t_{\text{SU}(\text{HICK})}^{(2)}$	HICK Clock Startup Time	—	—	—	10.5	$\mu\text{s}$	
$I_{\text{DD}(\text{HICK})}^{(2)}$	HICK Clock Power Consumption	—	—	300	330	$\mu\text{A}$	

Note: 1. Guaranteed by design, not tested in production.

2. Guaranteed by characterization results, not tested in production.




Figure 17. HICK Clock Frequency Accuracy vs. Temperature

### Low-speed Internal Clock (LICK)

**Table 29. LICK Clock Characteristics**

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
$f_{LICK}^{(Note)}$	Frequency	—	25	35	45	kHz

Note: Guaranteed by characterization results, not tested in production.

## PLL Characteristics

**Table 30. PLL Characteristics**

Symbol	Parameter	Min. <sup>(1)</sup>	Typ.	Max. <sup>(1)</sup>	Unit
$f_{PLL\_IN}$	PLL Input Clock <sup>(2)</sup>	2	8	16	MHz
	PLL Input Clock Duty Cycle	40	—	60	%
$f_{PLL\_OUT}^{(3)}$	PLL Multiplier Output Clock	32	—	300	MHz
$t_{LOCK}$	PLL Lock Time	—	—	200	μs
Jitter	Cycle-to-Cycle Jitter	—	—	300	ps

Note: 1. Guaranteed by design, not tested in production.

- Use the appropriate multiplier factor to ensure that PLL input clock values are compatible with the range defined by  $f_{PLL\_OUT}$ .
- PLL/2 (divided by 2) is used as clock source of system clock. Refer to the HT32F49153/HT32F49163 user manual for details.

## Wakeup Time from Low-power Mode

The wakeup times given in the table below are measured on a wakeup phase with the HICK. The clock source used to wake up the devices depends on the current operating mode:

- Sleep mode: The clock source is the clock that was configured before entering Sleep mode.
- Deepsleep or Standby mode: The clock source is the HICK.

**Table 31. Low-power Mode Wakeup Time**

Symbol	Parameter	Conditions	Typ.	Unit
$t_{WUSLEEP}$	Wakeup from Sleep Mode	—	3.7	μs
$t_{WUDEEPSLEEP}$	Wakeup from Deepsleep Mode	LDO in normal mode	450	μs
		LDO in low-power mode	500	
$t_{WUSTDBY}$	Wakeup from Standby Mode	—	800	μs

## EMC Characteristics

Susceptibility tests are performed on a sample basis during device characterization.

### Functional EMS (Electromagnetic Susceptibility)

- EFT: A burst of Fast Transient voltage (positive and negative) is applied to  $V_{DD}$  and  $V_{SS}$  through a coupling / decoupling network, until a functional error occurs. This test is compliant with the IEC 61000-4-4 standard.

**Table 32. EMS Characteristics**

Symbol	Parameter	Conditions	Level / Class
V <sub>EFT</sub>	Fast transient voltage burst limits to be applied through coupling / decoupling network conforming to IEC 61000-4-4 on V <sub>DD</sub> and V <sub>SS</sub> pins to induce a functional error. Both V <sub>DD</sub> and V <sub>SS</sub> have a 47 μF capacitor on their entries. Each V <sub>DD</sub> and V <sub>SS</sub> pair has a 0.1 μF bypass capacitor.	V <sub>DD</sub> = 3.3 V, 100LQFP, T <sub>A</sub> = +25 °C, f <sub>HCLK</sub> = 150 MHz, LDO 1.3 V. Conform to IEC 61000-4-4	4A (±4 kV)
		V <sub>DD</sub> = 3.3 V, 100LQFP, T <sub>A</sub> = +25 °C, f <sub>HCLK</sub> = 120 MHz, LDO 1.2 V. Conform to IEC 61000-4-4	
		V <sub>DD</sub> = 3.3 V, 100LQFP, T <sub>A</sub> = +25 °C, f <sub>HCLK</sub> = 64 MHz, LDO 1.1 V Conform to IEC 61000-4-4	

EMC characterization and optimization are performed at component level with a typical application environment. It should be noted that good EMC performance is highly dependent on the user application and the software in particular. Therefore, it is recommended that the user applies EMC optimization and prequalification tests in relation with the EMC level.

## GPIO Port Characteristics

### General Input / Output Characteristics

All GPIOs are CMOS and TTL compliant.

**Table 33. GPIO Static Characteristics**

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
V <sub>IL</sub>	GPIO Input Low Level Voltage	—	-0.3	—	0.28 × V <sub>DD</sub> + 0.1	V
V <sub>IH</sub>	TC GPIO Input High Level Voltage	—	0.31 × V <sub>DD</sub> + 0.8	—	5.5	V
	FTa GPIO Input High Level Voltage	Analog mode				
	FT and FTf GPIO Input High Level Voltage	—				
	FTa GPIO Input High Level Voltage	Input floating, input pull-up, or input pull-down mode				
V <sub>hys</sub>	Schmitt Trigger Voltage Hysteresis <sup>(1)</sup>	—	200	—	—	mV
		—	5 % V <sub>DD</sub>	—	—	—
I <sub>lkg</sub>	Input Leakage Current <sup>(2)</sup>	V <sub>SS</sub> ≤ V <sub>IN</sub> ≤ V <sub>DD</sub> , TC GPIOs	—	—	±1	μA
		V <sub>SS</sub> ≤ V <sub>IN</sub> ≤ 5.5 V FT, FTf and FTa GPIOs	—	—	±1	
R <sub>PU</sub>	Weak Pull-up Equivalent Resistor <sup>(3)</sup>	V <sub>IN</sub> = V <sub>SS</sub>	65	80	130	kΩ
R <sub>PD</sub>	Weak Pull-down Equivalent Resistor <sup>(3)(4)</sup>	V <sub>IN</sub> = V <sub>DD</sub>	65	70	130	kΩ
C <sub>IO</sub>	GPIO Pin Capacitance	—	—	9	—	pF

Note: 1. Hysteresis voltage between Schmitt trigger switching levels. Guaranteed by characterization results, not tested in production.

2. Leakage could be higher than max if negative current is injected on adjacent pins.

3. When the input is higher than V<sub>DD</sub> + 0.3 V, the internal pull-up and pull-down resistors must be disabled for FT, FTf and FTa pins.

4. The pull-down resistor of BOOT0 exists permanently.

All GPIOs are CMOS and TTL compliant (no software configuration required). Their characteristics take into account the strict CMOS-technology or TTL parameters.

### Output Driving Current

In the user application, the number of GPIO pins that can drive current must be controlled to respect the absolute maximum rating defined in the “Absolute Maximum Values → Ratings” section.

- The sum of the currents sourced by all GPIOs on  $V_{DD}$ , plus the maximum Run consumption of the MCU sourced on  $V_{DD}$ , cannot exceed the absolute maximum rating  $I_{VDD}$  (see Table 8).
- The sum of the currents sunk by all GPIOs on  $V_{SS}$ , plus the maximum Run consumption of the MCU sunk on  $V_{SS}$ , cannot exceed the absolute maximum rating  $I_{VSS}$  (see Table 8).

### Output Voltage Levels

All GPIOs are CMOS and TTL compliant.

**Table 34. Output Voltage Characteristics**

Symbol	Parameter	Conditions	Min.	Max.	Unit
<b>Normal Sourcing / Sinking Strength</b>					
$V_{OL}$	Output Low Level Voltage	CMOS port, $I_{IO} = 4 \text{ mA}$ $2.7 \text{ V} \leq V_{DD} \leq 3.6 \text{ V}$	—	0.4	V
$V_{OH}$	Output High Level Voltage		$V_{DD} - 0.4$	—	
$V_{OL}$	Output Low Level Voltage	TTL port, $I_{IO} = 2 \text{ mA}$ $2.7 \text{ V} \leq V_{DD} \leq 3.6 \text{ V}$	—	0.4	V
$V_{OH}$	Output High Level Voltage		2.4	—	
$V_{OL}$	Output Low Level Voltage	$I_{IO} = 9 \text{ mA}$ $2.7 \text{ V} \leq V_{DD} \leq 3.6 \text{ V}$	—	1.3	V
$V_{OH}$	Output High Level Voltage		$V_{DD} - 1.3$	—	
$V_{OL}$	Output Low Level Voltage	$I_{IO} = 2 \text{ mA}$ $2.4 \text{ V} \leq V_{DD} < 2.7 \text{ V}$	—	0.4	V
$V_{OH}$	Output High Level Voltage		$V_{DD} - 0.4$	—	
<b>Large Sourcing / Sinking Strength</b>					
$V_{OL}$	Output Low Level Voltage	CMOS port, $I_{IO} = 6 \text{ mA}$ $2.7 \text{ V} \leq V_{DD} \leq 3.6 \text{ V}$	—	0.4	V
$V_{OH}$	Output High Level Voltage		$V_{DD} - 0.4$	—	
$V_{OL}$	Output Low Level Voltage	TTL port, $I_{IO} = 5 \text{ mA}$ $2.7 \text{ V} \leq V_{DD} \leq 3.6 \text{ V}$	—	0.4	V
$V_{OH}$	Output High Level Voltage		2.4	—	
$V_{OL}$	Output Low Level Voltage	$I_{IO} = 18 \text{ mA}$ $2.7 \text{ V} \leq V_{DD} \leq 3.6 \text{ V}$	—	1.3	V
$V_{OH}$	Output High Level Voltage		$V_{DD} - 1.3$	—	
$V_{OL}$	Output Low Level Voltage	$I_{IO} = 4 \text{ mA}$ $2.4 \text{ V} \leq V_{DD} < 2.7 \text{ V}$	—	0.4	V
$V_{OH}$	Output High Level Voltage		$V_{DD} - 0.4$	—	
<b>Maximum Sourcing / Sinking Strength</b>					
$V_{OL}$	Output Low Level Voltage	CMOS port, $I_{IO} = 15 \text{ mA}$ $2.7 \text{ V} \leq V_{DD} \leq 3.6 \text{ V}$	—	0.4	V
$V_{OH}$	Output High Level Voltage		$V_{DD} - 0.4$	—	
$V_{OL}$	Output Low Level Voltage	TTL port, $I_{IO} = 12 \text{ mA}$ $2.7 \text{ V} \leq V_{DD} \leq 3.6 \text{ V}$	—	0.4	V
$V_{OH}$	Output High Level Voltage		2.4	—	
$V_{OL}$	Output Low Level Voltage	$I_{IO} = 12 \text{ mA}$ $2.4 \text{ V} \leq V_{DD} < 2.7 \text{ V}$	—	0.4	V
$V_{OH}$	Output High Level Voltage		$V_{DD} - 0.4$	—	
<b>Ultra High Sinking Strength <sup>(2)</sup></b>					
$V_{OL}$	Output Low Level Voltage	$I_{IO} = 25 \text{ mA}$ , $2.7 \text{ V} \leq V_{DD} \leq 3.6 \text{ V}$	—	0.4	V
$V_{OL}$	Output High Level Voltage				

Note: 1. Guaranteed by characterization results, not tested in production.

2. When GPIO ultra high sinking strength is enabled, its  $V_{OH}$  is the same as that of maximum sourcing strength.

### Input AC Characteristics

The definition and values of input AC characteristics are given as follows.

**Table 35. Input AC Characteristics**

Symbol	Parameter	Min	Max	Unit
$t_{EXINTpw}$	Pulse Width of External Signals Detected by EXINT Controller	10	—	ns

### NRST Pin Characteristics


The NRST pin input driver uses CMOS technology. It is connected to a permanent pull-up resistor,  $R_{PU}$  (see the table below).

**Table 36. NRST Pin Characteristics**

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
$V_{IL(NRST)}^{(1)}$	NRST Input Low Level Voltage	—	-0.3	—	0.8	V
$V_{IH(NRST)}^{(1)}$	NRST Input High Level Voltage	—	2	—	$V_{DD} + 0.3$	
$V_{hys(NRST)}^{(1)}$	NRST Schmitt Trigger Voltage Hysteresis	—	—	500	—	mV
$R_{PU}^{(2)}$	Weak Pull-up Equivalent Resistor	$V_{IN} = V_{SS}$	30	40	50	k $\Omega$
$t_{ILV(NRST)}^{(1)}$	NRST Input Low Level Invalid Time	—	—	—	40	$\mu$ s
$t_{ILNV(NRST)}^{(1)}$	NRST Input Low Level Valid Time	—	80	—	—	$\mu$ s

Note: 1. Guaranteed by design, not tested in production.

2. Guaranteed by characterization results, not tested in production.



Note: 1. The reset network protects the devices against parasitic resets.

2. The user must ensure that the level on the NRST pin can go below the  $V_{IL(NRST)}$  max level specified in Table 36. Otherwise, the reset will not be performed by the device.

**Figure 18. Recommended NRST Pin Protection**

## XMC Characteristics

The parameters given in the table below are guaranteed by design and not tested in production.


### Asynchronous Waveforms and Timings of SRAM / PSRAM / NOR

The results shown in these tables are obtained with the following XMC configuration:

- AddressSetupTime = 0
- AddressHoldTime = 1
- DataSetupTime = 1

**Table 37. Asynchronous Multiplexed PSRAM / NOR Read Timings**


Symbol	Parameter	Min.	Max.	Unit
$t_{w(NE)}$	XMC_NE Low Time	$8t_{HCLK} - 2$	$8t_{HCLK} + 2$	ns
$t_{v(NOEN_{E})}$	XMC_NE Low to XMC_NOE Low	$4t_{HCLK} - 0.5$	$4t_{HCLK} + 1.5$	ns
$t_{w(NOEN_{E})}$	XMC_NOE Low Time	$4t_{HCLK} - 1$	$4t_{HCLK} + 2$	ns
$t_{h(NE_{NOEN_{E}})}$	XMC_NOE High to XMC_NE High Hold Time	-1	—	ns
$t_{v(A_{NE})}$	XMC_NE Low to XMC_A Valid	—	7	ns
$t_{v(NADV_{NE})}$	XMC_NE Low to XMC_NADV Low	3	5	ns
$t_{w(NADV)}$	XMC_NADV Low Time	$t_{HCLK} - 1.5$	$t_{HCLK} + 1.5$	ns
$t_{h(AD_{NADV})}$	XMC_AD (Address) Valid Hold Time after XMC_NADV High	$t_{HCLK} + 3$	—	ns
$t_{h(A_{NOEN_{E}})}$	Address Hold Time after XMC_NOE High	$t_{HCLK} + 3$	—	ns
$t_{h(UBLB_{NOEN_{E}})}$	XMC_UB / LB Hold Time after XMC_NOE High	0	—	ns
$t_{v(UBLB_{NE})}$	XMC_NE Low to XMC_UB / LB Valid	—	0	ns
$t_{su(Data_{NE})}$	Data To XMC_NE High Setup Time	$2t_{HCLK} + 24$	—	ns
$t_{su(Data_{NOEN_{E}})}$	Data To XMC_NOE High Setup Time	$2t_{HCLK} + 25$	—	ns
$t_{h(Data_{NE})}$	Data Hold Time after XMC_NE High	0	—	ns
$t_{h(Data_{NOEN_{E}})}$	Data Hold Time after XMC_NOE High	0	—	ns



**Figure 19. Asynchronous Multiplexed PSRAM / NOR Read Waveforms**

**Table 38. Asynchronous Multiplexed PSRAM / NOR Write Timings**

Symbol	Parameter	Min.	Max.	Unit
$t_{w(NE)}$	XMC_NE Low Time	$7t_{HCLK} - 1$	$7t_{HCLK} + 2$	ns
$t_{v(NWE\_NE)}$	XMC_NE Low to XMC_NWE Low	$t_{HCLK}$	$t_{HCLK} + 1$	ns
$t_{w(NWE)}$	XMC_NWE Low Time	$5t_{HCLK} - 1$	$5t_{HCLK} + 2$	ns
$t_{h(NE\_NWE)}$	XMC_NWE High to XMC_NE High Hold Time	$t_{HCLK} - 1$	—	ns
$t_{v(A\_NE)}$	XMC_NE Low to XMC_A Valid	—	7	ns
$t_{v(NADV\_NE)}$	XMC_NE Low to XMC_NADV Low	3	5	ns
$t_{w(NADV)}$	XMC_NADV Low Time	$t_{HCLK} - 1$	$t_{HCLK} + 1$	ns
$t_{h(AD\_NADV)}$	XMC_AD (address) Hold Time after XMC_NADV High	$t_{HCLK} - 3$	—	ns
$t_{h(A\_NWE)}$	Address Hold Time after XMC_NWE High	$t_{HCLK} - 1.5$	—	ns
$t_{h(UBLB\_NWE)}$	XMC_UB/LB Hold Time after XMC_NWE High	$t_{HCLK} - 1.5$	—	ns
$t_{v(UBLB\_NE)}$	XMC_NE Low to XMC_UB/LB Valid	—	1.6	ns
$t_{v(Data\_NADV)}$	XMC_NADV High to Data Valid	—	$2t_{HCLK} + 1.5$	ns
$t_{h(Data\_NWE)}$	Data Hold Time after XMC_NWE High	$t_{HCLK} - 5$	—	ns



**Figure 20. Asynchronous Multiplexed PSRAM / NOR Write Waveforms**

### Synchronous Waveforms and Timings of PSRAM / NOR

The results given in these tables are obtained with the following XMC configuration:

- BurstAccessMode = XMC\_BurstAccessMode\_Enable; (Enable burst transfer mode)
- MemoryType = XMC\_MemoryType\_CRAM; (Memory type is CRAM)
- WriteBurst = XMC\_WriteBurst\_Enable; (Enable write burst)
- CLKPrescale = 1 (1 memory cycle = 2 HCLK cycles) (Note: CLKPrescale is CLKPSC bit in XMC\_BK1TMGx register. Refer to the HT32F49153/HT32F49163 user manual.)
- DataLatency = 1 for NOR Flash; DataLatency = 0 for PSRAM (Note: DataLatency is DTLAT bit in XMC\_BK1TMGx register. Refer to the HT32F49153/HT32F49163 user manual.)

**Table 39. Synchronous Multiplexed PSRAM / NOR Read Timings**

Symbol	Parameter	Min.	Max.	Unit
$t_{w(\text{CLK})}$	XMC_CLK Period	20	—	ns
$t_{d(\text{CLKL-NE}L)}$	XMC_CLK Low to XMC_NE Low	—	2	ns
$t_{d(\text{CLKL-NE}H)}$	XMC_CLK Low to XMC_NE High	1	—	ns
$t_{d(\text{CLKL-NADV}L)}$	XMC_CLK Low to XMC_NADV Low	—	4	ns
$t_{d(\text{CLKL-NADV}H)}$	XMC_CLK Low to XMC_NADV High	1	—	ns
$t_{d(\text{CLKL-A}V)}$	XMC_CLK Low to XMC_A Valid	—	2	ns
$t_{d(\text{CLKL-A}IV)}$	XMC_CLK Low to XMC_A Invalid	0	—	ns
$t_{d(\text{CLKH-NOE}L)}$	XMC_CLK High to XMC_NOE Low	—	1	ns
$t_{d(\text{CLKL-NOE}H)}$	XMC_CLK Low to XMC_NOE High	0.5	—	ns
$t_{d(\text{CLKL-AD}V)}$	XMC_CLK Low to XMC_AD Valid	—	12	ns
$t_{d(\text{CLKL-AD}IV)}$	XMC_CLK Low to XMC_AD Invalid	0	—	ns
$t_{su(\text{ADV-CLK}H)}$	XMC_AD Valid Data Setup Time before XMC_CLK High	6	—	ns
$t_{h(\text{CLKH-AD}V)}$	XMC_AD Valid Data Hold Time after XMC_CLK High	6	—	ns
$t_{su(\text{NWAITV-CLK}H)}$	XMC_NWAIT Valid Setup Time before XMC_CLK High	8	—	ns
$t_{h(\text{CLKH-NWAIT}V)}$	XMC_NWAIT Valid Hold Time after XMC_CLK High	6	—	ns




Figure 21. Synchronous Multiplexed PSRAM / NOR Read Waveforms

Table 40. Synchronous Multiplexed PSRAM Write Timings

Symbol	Parameter	Min.	Max.	Unit
$t_w(\text{CLK})$	XMC_CLK Period	20	—	ns
$t_d(\text{CLKL-NEL})$	XMC_CLK Low To XMC_NE Low	—	2	ns
$t_d(\text{CLKL-NEH})$	XMC_CLK Low to XMC_NE High	1	—	ns
$t_d(\text{CLKL-NADVL})$	XMC_CLK Low to XMC_NADV Low	—	4	ns
$t_d(\text{CLKL-NADVH})$	XMC_CLK Low to XMC_NADV High	1	—	ns
$t_d(\text{CLKL-AV})$	XMC_CLK Low to XMC_A Valid	—	2	ns
$t_d(\text{CLKL-AIV})$	XMC_CLK Low to XMC_A Invalid	0	—	ns
$t_d(\text{CLKL-NWEL})$	XMC_CLK Low to XMC_NWE Low	—	1	ns
$t_d(\text{CLKL-NWEH})$	XMC_CLK Low to XMC_NWE High	0.5	—	ns
$t_d(\text{CLKL-ADV})$	XMC_CLK Low to XMC_AD Valid	—	12	ns
$t_d(\text{CLKL-ADIV})$	XMC_CLK Low to XMC_AD Invalid	3	—	ns
$t_d(\text{CLKL-Data})$	XMC_AD after XMC_CLK Low	—	6	ns
$t_d(\text{CLKL-UBLBH})$	XMC_CLK Low to XMC_UB/LB High	1	—	ns
$t_{su}(\text{NWAITV-CLKH})$	XMC_NWAIT Valid Setup Time before XMC_CLK High	8	—	ns
$t_h(\text{CLKH-NWAITV})$	XMC_NWAIT Valid Hold Time after XMC_CLK High	6	—	ns




Figure 22. Synchronous Multiplexed PSRAM Write Waveforms

## TMR Timer Characteristics

The parameters given in the table below are guaranteed by design and not tested in production.

Table 41. TMR Timer Characteristics

Symbol	Parameter	Conditions	Min.	Max.	Unit
$t_{res(TMR)}$	Timer Resolution Time	—	1	—	$t_{TMRxCLK}$
		$f_{TMRxCLK} = 150 \text{ MHz}$	6.66	—	ns
$f_{EXT}$	Timer External Clock Frequency on CH1 to CH4	—	0	$f_{TMRxCLK}/2$	MHz

## SPI Characteristics

Table 42. SPI Characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions	Min.	Max.	Unit	
$f_{SCK}$ ( $1/t_{c(SCK)}$ ) <sup>(2)(3)</sup>	SPI Clock Frequency	Master mode	—	32	MHz	
		Slave receive mode	—	32		
		Slave transmit mode	—	25		
$t_{su(CS)}$	CS Setup Time	Slave mode	$2t_{PCLK}$	—	ns	
$t_{h(CS)}$	CS Hold Time	Slave mode	$2t_{PCLK}$	—	ns	
$t_{w(SCKH)}$ $t_{w(SCKL)}$	SCK High and Low Time	Master mode, prescaler factor = 2	$t_{PCLK} - 3$	$t_{PCLK} + 3$	ns	
$Duty_{(SCK)}$	SCK Duty Cycle	Master mode	$f_{PCLK} = f_{HCLK}$	45	55	%
			$f_{PCLK} = f_{HCLK} / 2$ and prescaler factor $\neq 3$	45	55	
			$f_{PCLK} = f_{HCLK} / 2$ and prescaler factor = 3	40	60	
$t_{su(MI)}$	Data Input Setup Time	Master mode	6	—	ns	
$t_{su(SI)}$		Slave mode	5	—		
$t_{h(MI)}$	Data Input Hold Time	Master mode	4	—	ns	
$t_{h(SI)}$		Slave mode	5	—		
$t_{a(SO)}$ <sup>(4)</sup>	Data Output Access Time	Slave mode	$t_{PCLK}$	$2t_{PCLK} + 25$	ns	
$t_{dis(SO)}$ <sup>(5)</sup>	Data Output Disable Time	Slave mode	$t_{PCLK}$	$2t_{PCLK} + 25$	ns	
$t_{v(SO)}$	Data Output Valid Time	Slave mode (after enable edge)	—	25	ns	
$t_{v(MO)}$	Data Output Valid Time	Master mode (after enable edge)	—	10	ns	
$t_{h(SO)}$	Data Output Hold Time	Slave mode (after enable edge)	9	—	ns	
$t_{h(MO)}$		Master mode (after enable edge)	2	—		


Note: 1. Guaranteed by design, not tested in production.

2. The maximum SPI clock frequency should not exceed  $f_{PCLK}/2$ .


3. Obtained by characterization results, not tested in production. The maximum SPI clock frequency is highly related with devices and the PCB layout.

4. Min time is the minimum time to drive the output and the max time is for the maximum time to validate the data.


5. Min time is for the minimum time to invalidate the output and the max time is for the maximum time to put the data in Hi-Z.



**Figure 23. SPI Timing Diagram – Slave Mode and CPHA = 0**



**Figure 24. SPI Timing Diagram – Slave Mode and CPHA = 1**




**Figure 25. SPI Timing Diagram – Master Mode**

## I<sup>2</sup>S Characteristics

Table 43. I<sup>2</sup>S Characteristics<sup>(Note)</sup>


Symbol	Parameter	Conditions	Min.	Max.	Unit
$t_{r(CK)}$ $t_{f(CK)}$	I <sup>2</sup> S Clock Rising and Falling Time	Capacitive load: C = 15 pF	—	12	ns
$t_{v(WS)}$	WS Valid Time	Master mode	0	4	
$t_{h(WS)}$	WS Hold Time	Master mode	0	4	
$t_{su(WS)}$	WS Setup Time	Slave mode	9	—	
$t_{h(WS)}$	WS Hold Time	Slave mode	0	—	
$t_{su(SD\_MR)}$	Data Input Setup Time	Master receiver	6	—	
$t_{su(SD\_SR)}$		Slave receiver	2	—	
$t_{h(SD\_MR)}$	Data Input Hold Time	Master receiver	0.5	—	
$t_{h(SD\_SR)}$		Slave receiver	0.5	—	
$t_{v(SD\_ST)}$	Data Output Valid Time	Slave transmitter (after enable edge)	—	20	
$t_{h(SD\_ST)}$	Data Output Hold Time	Slave transmitter (after enable edge)	9	—	
$t_{v(SD\_MT)}$	Data Output Valid Time	Master transmitter (after enable edge)	—	15	
$t_{h(SD\_MT)}$	Data Output Hold Time	Master transmitter (after enable edge)	0	—	

Note: Guaranteed by design, not tested in production.



Note: LSB transmit/receive of the previously transmitted byte. No LSB transmit/receive is sent before the first byte.

Figure 26. I<sup>2</sup>S Slave Timing Diagram (Philips Protocol)



Note: LSB transmit/receive of the previously transmitted byte. No LSB transmit/receive is sent before the first byte.

**Figure 27. I<sup>2</sup>S Master Timing Diagram (Philips Protocol)**

## I<sup>2</sup>C Characteristics

GPIO pins SDA and SCL have limitation as follows: they are not “true” open-drain. When configured as open-drain, the PMOS connected between the GPIO pin and V<sub>DD</sub> is disabled, but is still present.

The I<sup>2</sup>C bus interface can support standard mode (max. 100 kHz), fast mode (max. 400 kHz), and fast mode plus (max. 1 MHz).

## OTGFS Characteristics

**Table 44. OTGFS Startup Time**

Symbol	Parameter	Max.	Unit
t <sub>STARTUP</sub> (Note)	OTGFS Transceiver Startup Time	1	μs

Note: Guaranteed by design, not tested in production.

**Table 45. OTGFS DC Electrical Characteristics<sup>(1)(2)</sup>**


Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit	
Input levels	V <sub>DD</sub>	OTGFS Operating Voltage	—	3.0 <sup>(3)</sup>	—	3.6	V
	V <sub>DI</sub>	Differential Input Sensitivity	I (OTGFS_D+/D-)	0.2	—	—	V
	V <sub>CM</sub>	Differential Common Mode Range	Include V <sub>DI</sub> range	0.8	—	2.5	
	V <sub>SE</sub>	Single Ended Receiver Threshold	—	1.3	—	2.0	
Output levels	V <sub>OL</sub>	Static Output Level Low	1.24 kΩ R <sub>L</sub> to 3.6 V <sup>(4)</sup>	—	—	0.3	V
	V <sub>OH</sub>	Static Output Level High	15 kΩ R <sub>L</sub> to V <sub>SS</sub> <sup>(4)</sup>	2.8	—	3.6	
R <sub>PU</sub>	OTGFS_D+ Internal Pull-up Resistor	V <sub>IN</sub> = V <sub>SS</sub> during idle	0.97	1.24	1.58	kΩ	
		V <sub>IN</sub> = V <sub>SS</sub> during reception	1.66	2.26	3.09		
R <sub>PD</sub>	OTGFS_D+/D- Internal Pull-down Resistor	V <sub>IN</sub> = V <sub>DD</sub>	15	19	25	kΩ	

Note: 1. All the voltages are measured from the local ground potential.

2. Guaranteed by design, not tested in production.

3. The device USB functionality is ensured down to 2.7 V but not the full USB electrical characteristics that are degraded in the 2.7 to 3.0 V V<sub>DD</sub> voltage range.

4. R<sub>L</sub> is the load connected to the USB drivers.



**Figure 28. OTGFS Timings: Definition of Data Signal Rising and Falling Time**

**Table 46. OTGFS Electrical Characteristics<sup>(1)</sup>**

Symbol	Parameter	Conditions	Min. <sup>(1)</sup>	Max. <sup>(1)</sup>	Unit
$t_r^{(2)}$	Rising Time	$C_L \leq 50$ pF	4	20	ns
$t_f^{(2)}$	Falling Time	$C_L \leq 50$ pF	4	20	ns
$t_{rfm}$	Rising / Falling Time Matching	$t_r / t_f$	90	110	%
$V_{CRS}$	Output Signal Crossover Voltage	—	1.3	2.0	V

Note: 1. Guaranteed by design, not tested in production.

2. Measured from 10 % to 90 % of the data signal. For more detailed information, please refer to USB Specification Chapter 7 (version 2.0).

## 12-bit ADC Characteristics

Unless otherwise specified, the parameters given in the table below are preliminary values derived from tests performed under ambient temperature,  $f_{PCLK2}$  frequency and  $V_{DDA}$  supply voltage conditions summarized in Table 12.

Note: It is recommended to perform a calibration after each power-up.

**Table 47. ADC Characteristics**

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit	
$V_{DDA}$	Power Supply	—	2.4	—	3.6	V	
$V_{REF+}^{(1)}$	Positive Reference Voltage	—	2.0	—	$V_{DDA}$	V	
$I_{DDA}^{(2)}$	Current on the $V_{DDA}$ Input Pin	$f_{ADC} = 80$ MHz	—	1000	1250	$\mu$ A	
$I_{VREF+}^{(1)(2)}$	Current on the $V_{REF+}$ Input Pin	$f_{ADC} = 80$ MHz	—	470	510	$\mu$ A	
$f_{ADC}$	ADC Clock Frequency	$V_{REF+} \geq 3.0$ V	0.6	—	80	MHz	
		$V_{REF+} < 3.0$ V	0.6	—	30		
$f_S^{(3)}$	Sampling Rate	12-bit resolution	Fast channel	0.04	—	5.33	MSPS
			Slow channel			4.21	
		10-bit resolution	Fast channel	0.047	—	6.15	
			Slow channel			4.71	
		8-bit resolution	Fast channel	0.055	—	7.27	
			Slow channel			5.33	
		6-bit resolution	Fast channel	0.067	—	8.88	
			Slow channel			6.15	
$f_{TRIG}^{(3)}$	External Trigger Frequency	$f_{ADC} = 80$ MHz	—	—	4.44	MHz	
		—	—	—	18	$1/f_{ADC}$	
$V_{AIN}^{(3)}$	Conversion Voltage Range <sup>(1)</sup>	—	0 ( $V_{REF-}$ internally connected to ground)	—	$V_{REF+}$	V	
$R_{AIN}^{(3)}$	External Input Impedance	—	See Table 48			$\Omega$	
$C_{ADC}^{(3)}$	Internal Sample and Hold Capacitor	—	—	10	—	pF	
$t_{CAL}^{(3)}$	Calibration Time	$f_{ADC} = 80$ MHz	2.56			$\mu$ s	
		—	205			$1/f_{ADC}$	
$t_{lat}^{(3)}$	Preempted Trigger Conversion Latency	$f_{ADC} = 80$ MHz	—	—	37.5	ns	
		—	—	—	3 <sup>(4)</sup>	$1/f_{ADC}$	

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
$t_{lat}^{(3)}$	Regular Trigger Conversion Latency	$f_{ADC} = 80 \text{ MHz}$	—	—	25	ns
		—	—	—	$2^{(4)}$	$1/f_{ADC}$
$t_S^{(3)}$	Sampling Time	$f_{ADC} = 80 \text{ MHz}$	0.031	—	8.006	$\mu\text{s}$
		—	2.5	—	640.5	$1/f_{ADC}$
$t_{STAB}^{(3)}$	Power-up Time	—	45			$1/f_{ADC}$
$t_{CONV}^{(3)}$	Total Conversion Time (including Sampling Time)	$f_{ADC} = 80 \text{ MHz}$ in 12-bit resolution	0.188	—	8.163	$\mu\text{s}$
		12-bit resolution	15 ~ 653 ( $t_S$ for sampling + 12.5 for successive approximation)			$1/f_{ADC}$

Note: 1.  $V_{REF+}$  may be connected to  $V_{DDA}$  internally, depending on packages.

2. Guaranteed by characterization results, not tested in production.

3. Guaranteed by design, not tested in production.

4. For external triggers, a delay of  $1/f_{CLK2}$  must be added to the latency specified in Table 47.

Table 48 defines the maximum external impedance allowed for an error below 1 of LSB in 12-bit resolution.

**Table 48. Max.  $R_{AIN}$  when  $f_{ADC} = 80 \text{ MHz}$**

$T_s$ (Cycle)	$t_s$ ( $\mu\text{s}$ )	Max. $R_{AIN}$ ( $\Omega$ ) <sup>(Note)</sup>	
		Fast Channel	Slow Channel
2.5	0.031	30	Not support
6.5	0.081	200	50
12.5	0.156	400	350
24.5	0.306	800	700
47.5	0.594	1700	1500
92.5	1.156	3000	2600
247.5	3.094	9000	8500
640.5	8.006	20000	19000


Note: Guaranteed by design.

**Table 49. ADC Accuracy<sup>(1)(2)</sup>**

Symbol	Parameter	Test Conditions	Typ.	Max.	Unit
$E_T$	Total Unadjusted Error	$f_{ADC} = 80 \text{ MHz}$ , $R_{AIN} < 20 \text{ k}\Omega$ , $V_{DDA} = 3.0 \sim 3.6 \text{ V}$ , $T_A = -40 \sim 105 \text{ }^\circ\text{C}$ , $V_{REF+} = V_{DDA}$	$\pm 3$	$\pm 5$	LSB
$E_O$	Offset Error		-1	+1/-2	
$E_G$	Gain Error		+2	+3.5	
$E_D$	Differential Linearity Error		+2.5	+4/-1	
$E_L$	Integral Linearity Error		+3	$\pm 4.5$	
$E_T$	Total Unadjusted Error	$f_{ADC} = 30 \text{ MHz}$ , $R_{AIN} < 20 \text{ k}\Omega$ , $V_{DDA} = 2.4 \sim 3.6 \text{ V}$ , $T_A = -40 \sim 105 \text{ }^\circ\text{C}$ , $V_{REF+} = V_{DDA}$	$\pm 2$	$\pm 3.5$	LSB
$E_O$	Offset Error		-0.5	+1/-2	
$E_G$	Gain Error		+2	+3	
$E_D$	Differential Linearity Error		$\pm 0.75$	$\pm 1$	
$E_L$	Integral Linearity Error		$\pm 1.5$	$\pm 2$	


Symbol	Parameter	Test Conditions	Typ.	Max.	Unit
$E_T$	Total Unadjusted Error	$f_{ADC} = 30 \text{ MHz}$ , $R_{AIN} < 20 \text{ k}\Omega$ , $V_{DDA} = 2.4 \sim 3.6 \text{ V}$ , $T_A = -40 \sim 105 \text{ }^\circ\text{C}$ $V_{REF+} = 2.0 \sim 2.4 \text{ V}$	$\pm 2.5$	$\pm 4$	LSB
$E_O$	Offset Error		-1.5	+1/-3.5	
$E_G$	Gain Error		+2	+3.5	
$E_D$	Differential Linearity Error		$\pm 0.7$	+1.2/-1	
$E_L$	Integral Linearity Error		$\pm 1.2$	$\pm 2$	

Note: 1. ADC DC accuracy values are measured after internal calibration.  
2. Guaranteed by characterization results, not tested in production.



Note: 1. Example of an actual transfer curve.  
2. Ideal transfer curve.  
3. End point correlation line.  
4.  $E_T$  = Maximum deviation between the actual and the ideal transfer curves.  
 $E_O$  = Deviation between the first actual transition and the first ideal one.  
 $E_G$  = Deviation between the last ideal transition and the last actual one.  
 $E_D$  = Maximum deviation between actual steps and the ideal one.  
 $E_L$  = Maximum deviation between any actual transition and the end point correlation line.

**Figure 29. ADC Accuracy Characteristics**




Note: 1. Refer to Table 47 for the values of  $R_{AIN}$  and  $C_{ADC}$ .

- $C_{parasitic}$  represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the pad capacitance (roughly 7 pF). A high  $C_{parasitic}$  value will downgrade conversion accuracy. To remedy this,  $f_{ADC}$  should be reduced.

**Figure 30. Typical Connection Diagram Using the ADC**


### General PCB Design Guidelines

Power supply decoupling should be performed as shown in Figure 31 or Figure 32, depending on whether  $V_{REF+}$  is connected to  $V_{DDA}$  or not. The 100 nF capacitors should be ceramic (good quality). They should be placed as close as possible to the chip.



Note:  $V_{REF+}$  input is available only on 100-pin package.

**Figure 31. Power Supply and Reference Decoupling (for Packages with External  $V_{REF+}$  Pin)**



Note:  $V_{REF+}$  input is available only on 100-pin package.

**Figure 32. Power Supply and Reference Decoupling (for Packages without  $V_{REF+}$  Pin)**

## Internal Reference Voltage ( $V_{INTRV}$ ) Characteristics

**Table 50. Internal Reference Voltage Characteristics**

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
$V_{INTRV}^{(1)}$	Internal Reference Voltage	—	1.16	1.20	1.24	V
$T_{Coeff}^{(1)}$	Temperature Coefficient	—	—	50	100	ppm/°C
$T_{S\_VINTRV}^{(2)}$	ADC Sampling Time when Reading the Internal Reference Voltage	—	5	—	—	μs

Note: 1. Guaranteed by characterization results, not tested in production.  
2. Guaranteed by design, not tested in production.

## Temperature Sensor ( $V_{TS}$ ) Characteristics

**Table 51. Temperature Sensor Characteristics**


Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
$T_L^{(1)}$	$V_{TS}$ Linearity with Temperature	$T_A = -20 \sim +85 \text{ }^\circ\text{C}$	—	$\pm 1$	$\pm 2$	°C
		$T_A = -40 \sim +105 \text{ }^\circ\text{C}$	—	—	$\pm 3$	
$Avg\_Slope^{(1)(2)}$	Average Slope	—	-4.06	-4.26	-4.47	mV/°C
$V_{25}^{(1)(2)}$	Voltage at 25 °C	—	1.20	1.29	1.38	V
$t_{START}^{(3)}$	Startup Time	—	—	—	100	μs
$T_{S\_temp}^{(3)}$	ADC Sampling Time when Reading the Temperature	—	5	—	—	μs

Note: 1. Guaranteed by characterization results, not tested in production.  
2. The temperature sensor output voltage changes linearly with temperature. The offset of this line varies from chip to chip due to process variation (up to 50 °C from one chip to another). The internal temperature sensor is more suited to applications that detect temperature variations instead of absolute temperatures. If accurate temperature readings are needed, an external temperature sensor part should be used.  
3. Guaranteed by design, not tested in production.

Obtain the temperature using the following formula:

$$\text{Temperature (in } ^\circ\text{C)} = \{(V_{25} - V_{TS}) / \text{Avg\_Slope}\} + 25.$$

Where,  $V_{25} = V_{TS}$  value for 25 °C and Avg\_Slope = Average Slope for curve between Temperature vs.  $V_{TS}$  (given in mV / °C).



**Figure 33.  $V_{TS}$  vs. Temperature**

## 12-bit DAC Specifications

Table 52. DAC Characteristics

Symbol	Parameter	Comments	Min.	Typ.	Max.	Unit
$V_{DDA}$	Analog Supply Voltage	—	2.4	—	3.6	V
$V_{REF+}^{(1)}$	Reference Supply Voltage	—	2.0	—	3.6	V
$V_{SSA}$	Ground	—	0	—	0	V
$R_{LOAD}^{(2)}$	Load Resistance with Buffer ON	—	5	—	—	k $\Omega$
$R_O^{(2)}$	Impedance Output with Buffer OFF	—	—	13.2	16	k $\Omega$
$C_{LOAD}^{(2)}$	Capacitive Load (with Buffer ON)	—	—	—	50	pF
DAC_OUT <sup>(2)</sup>	Lower DAC_OUT Voltage with Buffer ON	—	0.2	—	—	V
	Higher DAC_OUT Voltage with Buffer ON	—	—	—	$V_{REF+} - 0.2$	V
	Lower DAC_OUT Voltage with Buffer OFF	—	—	0.5	5	mV
	Higher DAC_OUT Voltage with Buffer OFF	—	—	—	$V_{REF+} - 5$ mV	V
$I_{DDA}^{(3)}$	DAC DC Current Consumption in Quiescent Mode	With no load, at $V_{REF+} = 3.6$ V	—	450	515	$\mu$ A
$I_{VREF+}^{(1)(3)}$	DAC DC Current Consumption In Quiescent Mode	With no load, at $V_{REF+} = 3.6$ V	—	380	390	$\mu$ A
DNL <sup>(3)</sup>	Differential Non-linearity	—	—	$\pm 0.5$	$\pm 1$	LSB
INL <sup>(3)</sup>	Integral Non-linearity (Difference between Measured Value at Code I and a Line Drawn between DAC_OUT Min. and DAC_OUT Max.)	—	—	$\pm 1$	$\pm 2$	LSB
Offset <sup>(3)</sup>	Offset Error (Difference between Measured Value at Code (0x800) and the Ideal Value = $V_{REF+}/2$ )	—	—	10	15	mV
		—	—	10	20	LSB
Gain <sup>(3)</sup>	Gain Error	—	—	0.2	0.4	%
$t_{SETTLING}^{(2)}$	Settling Time	$R_{LOAD} \geq 5$ k $\Omega$ $C_{LOAD} \leq 50$ pF	—	1	4	$\mu$ s
Update rate <sup>(2)</sup>	Max. Frequency for a Correct DAC_OUT Change when Small Variation in the Input Code (from Code i to i + 1 LSB)	$R_{LOAD} \geq 5$ k $\Omega$ $C_{LOAD} \leq 50$ pF	—	—	1	MSPS
$t_{WAKEUP}^{(2)}$	Wakeup Time from Off State (Setting the EN Bit in the DAC Control Register)	$R_{LOAD} \geq 5$ k $\Omega$ $C_{LOAD} \leq 50$ pF	—	1.2	4	$\mu$ s

Note: 1.  $V_{REF+}$  can be internally connected to  $V_{DDA}$  depending on the packages.

2. Guaranteed by design, not tested in production.

3. Guaranteed by characterization results, not tested in production.

## 6 Package Information


---

Note that the package information provided here is for consultation purposes only. As this information may be updated at regular intervals users are reminded to consult the [Holtek website](#) for the latest version of the [Package/Carton Information](#).

Additional supplementary information with regard to packaging is listed below. Click on the relevant section to be transferred to the relevant website page.

- Package Information (include Outline Dimensions, Product Tape and Reel Specifications)
- The Operation Instruction of Packing Materials
- Carton information


## SAW Type 32-pin QFN (4 mm × 4 mm × 0.85 mm) Outline Dimensions



Symbol	Dimensions in inch		
	Min.	Nom.	Max.
A	0.031	0.033	0.035
A1	0.000	0.001	0.002
A3	0.008 REF		
b	0.006	0.008	0.010
D	0.157 BSC		
E	0.157 BSC		
e	0.016 BSC		
D2	0.100	—	0.108
E2	0.100	—	0.108
L	0.010	—	0.018
K	0.008	—	—

Symbol	Dimensions in mm		
	Min.	Nom.	Max.
A	0.80	0.85	0.90
A1	0.00	0.02	0.05
A3	0.203 REF		
b	0.15	0.20	0.25
D	4.00 BSC		
E	4.00 BSC		
e	0.40 BSC		
D2	2.55	—	2.75
E2	2.55	—	2.75
L	0.25	—	0.45
K	0.20	—	—


## 48-pin LQFP (7 mm × 7 mm) Outline Dimensions



Symbol	Dimensions in inch		
	Min.	Nom.	Max.
A		0.354 BSC	
B		0.276 BSC	
C		0.354 BSC	
D		0.276 BSC	
E		0.020 BSC	
F	0.007	0.009	0.011
G	0.053	0.055	0.057
H	—	—	0.063
I	0.002	—	0.006
J	0.018	0.024	0.030
K	0.004	—	0.008
$\alpha$	0°	—	7°

Symbol	Dimensions in mm		
	Min.	Nom.	Max.
A		9.00 BSC	
B		7.00 BSC	
C		9.00 BSC	
D		7.00 BSC	
E		0.50 BSC	
F	0.17	0.22	0.27
G	1.35	1.40	1.45
H	—	—	1.60
I	0.05	—	0.15
J	0.45	0.60	0.75
K	0.09	—	0.20
$\alpha$	0°	—	7°


## 64-pin LQFP (7 mm × 7 mm) Outline Dimensions



Symbol	Dimensions in inch		
	Min.	Nom.	Max.
A	0.354 BSC		
B	0.276 BSC		
C	0.354 BSC		
D	0.276 BSC		
E	0.016 BSC		
F	0.005	0.007	0.009
G	0.053	0.055	0.057
H	—	—	0.063
I	0.002	—	0.006
J	0.018	0.024	0.030
K	0.004	—	0.008
α	0°	—	7°

Symbol	Dimensions in mm		
	Min.	Nom.	Max.
A	9.00 BSC		
B	7.00 BSC		
C	9.00 BSC		
D	7.00 BSC		
E	0.40 BSC		
F	0.13	0.18	0.23
G	1.35	1.40	1.45
H	—	—	1.60
I	0.05	—	0.15
J	0.45	0.60	0.75
K	0.09	—	0.20
α	0°	—	7°

## 100-pin LQFP (14 mm × 14 mm) Outline Dimensions



Symbol	Dimensions in inch		
	Min.	Nom.	Max.
A	0.630 BSC		
B	0.551 BSC		
C	0.630 BSC		
D	0.551 BSC		
E	0.020 BSC		
F	0.007	0.009	0.011
G	0.053	0.055	0.057
H	—	—	0.063
I	0.002	—	0.006
J	0.018	0.024	0.030
K	0.004	—	0.008
α	0°	—	7°

Symbol	Dimensions in mm		
	Min.	Nom.	Max.
A	16.00 BSC		
B	14.00 BSC		
C	16.00 BSC		
D	14.00 BSC		
E	0.50 BSC		
F	0.17	0.22	0.27
G	1.35	1.40	1.45
H	—	—	1.60
I	0.05	—	0.15
J	0.45	0.60	0.75
K	0.09	—	0.20
α	0°	—	7°

## Thermal Characteristics

Thermal characteristics are calculated based on two-layer board that uses FR-4 material in 1.6 mm thickness. They are guaranteed by design, not tested in production.

**Table 53. Package Thermal Characteristics**

Symbol	Parameter	Value	Unit
$\Theta_{JA}$	Thermal resistance junction-ambient (100LQFP – 14 mm × 14 mm)	75.6	°C/W
	Thermal resistance junction-ambient (64LQFP – 7 mm × 7 mm)	92.4	
	Thermal resistance junction-ambient (48LQFP – 7 mm × 7 mm)	92.4	
	Thermal resistance junction-ambient (32QFN – 4 mm × 4 mm)	71.3	

Copyright© 2025 by HOLTEK SEMICONDUCTOR INC. All Rights Reserved.

The information provided in this document has been produced with reasonable care and attention before publication, however, HOLTEK does not guarantee that the information is completely accurate. The information contained in this publication is provided for reference only and may be superseded by updates. HOLTEK disclaims any expressed, implied or statutory warranties, including but not limited to suitability for commercialization, satisfactory quality, specifications, characteristics, functions, fitness for a particular purpose, and non-infringement of any third-party's rights. HOLTEK disclaims all liability arising from the information and its application. In addition, HOLTEK does not recommend the use of HOLTEK's products where there is a risk of personal hazard due to malfunction or other reasons. HOLTEK hereby declares that it does not authorize the use of these products in life-saving, life-sustaining or safety critical components. Any use of HOLTEK's products in life-saving/sustaining or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold HOLTEK harmless from any damages, claims, suits, or expenses resulting from such use. The information provided in this document, including but not limited to the content, data, examples, materials, graphs, and trademarks, is the intellectual property of HOLTEK (and its licensors, where applicable) and is protected by copyright law and other intellectual property laws. No license, express or implied, to any intellectual property right, is granted by HOLTEK herein. HOLTEK reserves the right to revise the information described in the document at any time without prior notice. For the latest information, please contact us.