



HT32F65C32F

Datasheet

**32-Bit Arm® Cortex®-M0+ BLDC Microcontroller
with 3-Channel 32 V Half-Bridge Driver,
32 KB Flash and 4 KB SRAM with 2 Msps ADC,
CMP, OPA, USART, UART, SPI, I²C, MCTM, GPTM,
SCTM, BFTM, CRC, LSTM, WDT, DIV and PDMA**

Revision: V1.10 Date: December 04, 2024

www.holtek.com

1 General Description

The Holtek HT32F65C32F device is a high performance, low power consumption 32-bit microcontroller based around an Arm® Cortex®-M0+ processor core. The Cortex®-M0+ is a next-generation processor core which is tightly coupled with Nested Vectored Interrupt Controller (NVIC), SysTick timer and advanced debug support.

The device operates at a frequency of up to 60 MHz with a Flash accelerator to obtain maximum efficiency. It provides 32 KB of embedded Flash memory for code/data storage and 4 KB of embedded SRAM memory for system operation and application program usage. A variety of peripherals, such as Hardware Divider DIV, ADC, OPA, CMP, I²C, USART, UART, SPI, MCTM, GPTM, SCTM, BFTM, CRC-16/32, LSTM, WDT, PDMA, SW-DP (Serial Wire Debug Port), etc., are also implemented in the device. Several power saving modes provide the flexibility for maximum optimization between wakeup latency and power consumption, an especially important consideration in low power applications.

The device also includes a 32 V 3-channel half-bridge driver with isolated motor current sensing function and can drive a 3-phase BLDC motor. The driver has several internal protection functions and integrates an accurate 5 V output LDO with very low quiescent current.

The above features ensure that the device is suitable for use in a wide range of applications, especially in areas such as electric scooters, kitchen ventilators, vacuum cleaners, pumps, fans and so on.

arm CORTEX

2 Development Tools

For rapid product development and to simplify device parameter setting, Holtek has provided relevant development tools which users can download from the following link:

https://www.holtek.com/page/detail/dev_plat/HT32_BLDC_Motor_Workshop

3 Features

Core

- 32-bit Arm® Cortex®-M0+ processor core
- Up to 60 MHz operating frequency
- Single-cycle multiplication
- Integrated Nested Vectored Interrupt Controller (NVIC)
- 24-bit SysTick timer

The Cortex®-M0+ processor is a very low gate count, highly energy efficient processor that is intended for microcontroller and deeply embedded applications that require an area optimized, low-power processor. The processor is based on the ARMv6-M architecture and supports Thumb® instruction sets, single-cycle I/O ports, hardware multiplier and low latency interrupt response time.

On-Chip Memory

- 32 KB on-chip Flash memory for instruction/data and option byte storage
- 4 KB on-chip SRAM
- Supports multiple booting modes

The Arm® Cortex®-M0+ processor access and debug access share the single external interface to external AHB peripherals. The processor access takes priority over debug access. The maximum address range of the Cortex®-M0+ is 4 GB since it has a 32-bit bus address width. Additionally, a pre-defined memory map is provided by the Cortex®-M0+ processor to reduce the software complexity of repeated implementation by different device vendors. However, some regions are used by the Arm® Cortex®-M0+ system peripherals. Refer to the Arm® Cortex®-M0+ Technical Reference Manual for more information. Figure 2 in the Overview chapter shows the memory map of the HT32F65C32F device, including code, SRAM, peripheral and other pre-defined regions.

Flash Memory Controller – FMC

- Flash accelerator to obtain maximum efficiency
- 32-bit word programming with In System Programming (ISP) and In Application Programming (IAP)
- Flash protection capability to prevent illegal access

The Flash Memory Controller, FMC, provides all the necessary functions and pre-fetch buffer for the embedded on-chip Flash Memory. Since the access speed of the Flash Memory is slower than the CPU, a wide access interface with a pre-fetch buffer is provided for the Flash Memory in order to reduce the CPU waiting time which will cause CPU instruction execution delays. Flash Memory word programming/page erase functions are also provided.

Reset Control Unit – RSTCU

- Supply supervisor:
 - Power On Reset / Power Down Reset – POR / PDR
 - Brown-Out Detector – BOD
 - Programmable Low Voltage Detector – LVD

The Reset Control Unit, RSTCU, has three kinds of reset, a power on reset, a system reset and an APB unit reset. The power on reset, known as a cold reset, resets the full system during power up. A system reset resets the processor core and peripheral IP components with the exception of the SW-DP controller. The resets can be triggered by external signals, internal events and the reset generators.

Clock Control Unit – CKCU

- External 4 to 16 MHz crystal oscillator
- Internal 8 MHz RC oscillator trimmed to $\pm 2\%$ accuracy at 5.0 V operating voltage and 25 °C operating temperature
- Internal 32 kHz RC oscillator
- Integrated system clock PLL
- Independent clock divider and gating bits for peripheral clock sources

The Clock Control Unit, CKCU, provides a range of oscillator and clock functions. These include High Speed Internal RC oscillator (HSI), High Speed External crystal oscillator (HSE), Low Speed Internal RC oscillator (LSI), Phase Lock Loop (PLL), HSE clock monitor, clock prescaler, clock multiplexer, APB clock divider and gating circuitry. The clocks of AHB, APB and Cortex®-M0+ are derived from system clock (CK_SYS) which can come from HSI, HSE, LSI or system PLL. Watchdog Timer (WDT) and Low Speed Timer (LSTM) use the LSI as their clock source.

Power Management Control Unit – PWRCU

- V_{DD} power supply: 2.5 V to 5.5 V
- Integrated 1.5 V LDO regulator for MCU core, peripherals and memories power supply
- V_{DD} and V_{CORE} power domains
- Two power saving modes: Sleep and Deep-Sleep modes

Power consumption can be regarded as one of the most important issues for many embedded system applications. Accordingly the Power Control Unit, PWRCU, in the device provides two types of power saving modes which are the Sleep and Deep-Sleep modes. These operating modes reduce the power consumption and allow the application to achieve the best trade-off between the conflicting demands of CPU operating time, speed and power consumption.

Driver

- 3-Channel Half-Bridge Driver: Internal 6-MOSFET On-resistance of 450 m Ω (HS + LS)
- Maximum Motor Power Supply V_M : 6 V ~ 32 V
- Wide power supply range: $V_{CC} = 6\text{ V} \sim 32\text{ V}$
- Integrated 50 mA Linear LDO with 5.0 V $\pm 1.5\%$ accuracy
- Low Sleep Current: $\leq 5\ \mu\text{A}$ (only LDO activated)
- Isolation Motor Current Sensing Pin: US, VS, WS
- Maximum 50 kHz PWM Input Control Operation
- Supports both CMOS / TTL Logic
- 6-wire control: UH, VH, WH and \overline{UL} , \overline{VL} , \overline{WL}

- Protection Features
 - V_{CC} Under Voltage Lock-Out (UVLO)
 - Output Short-circuit protection (OSP)
 - Over Temperature Protection (OTP)
- FAULT Fault Indication Signal to MCU
- FG High-Voltage Open-Drain Output, providing Motor Speed Information

External Interrupt/Event Controller – EXTI

- Up to 16 EXTI lines with configurable trigger source and type
- All GPIO pins can be selected as EXTI trigger source
- Source trigger type includes high level, low level, negative edge, positive edge or both edges
- Individual interrupt enable, wakeup enable and status bits for each EXTI line
- Software interrupt trigger mode for each EXTI line
- Integrated deglitch filter for short pulse blocking

The External Interrupt/Event Controller, EXTI, comprises 16 edge detectors which can generate wake-up events or interrupt requests independently. Each EXTI line can also be masked independently.

Analog to Digital Converter – ADC

- 12-bit SAR ADC engine
- Up to 2 Msps conversion rate
- Up to 12 external analog input channels

A 12-bit multi-channel Analog to Digital Converter is integrated in the device. There are multiplexed channels, which include 12 external channels on which the external analog signal can be supplied and 3 internal channels. If the input voltage is required to remain within a specific threshold window, the ADC analog watchdog function will monitor and detect the signal. An interrupt will then be generated to inform the device that the input voltage is higher or lower than the set thresholds. There are three conversion modes to convert an analog signal to digital data. The A/D conversion can be operated in one shot, continuous and discontinuous conversion modes.

Operational Amplifier – OPA

- Fixed dedicated I/O pins
- Internal output paths to the A/D converter or comparator
- Input offset calibration
- 10-bit DAC offset voltage

Comparator – CMP

- Two rail-to-rail comparators
- Each comparator has configurable inverting or non-inverting inputs used for flexible voltage selection
 - Dedicated I/O pins
 - Internal voltage reference provided by 8-bit scaler – CMP0 only
 - Internal operational amplifier output
- Programmable hysteresis
- Programmable response speed and power consumption
- Comparator output can be routed to I/O pin or to multiple timers or ADC trigger input
- 8-bit scaler can be configured to dedicated I/O for voltage reference

- Configurable inverting input from CMP0N, CMP1N or CVREF
- Interrupt generation capability with wakeup from Sleep or Deep Sleep mode through the EXTI controller

Two general purpose comparators are implemented within the device. They can be configured either as standalone comparators or combined with different kinds of peripheral IP. Each comparator is capable of asserting interrupts to the NVIC or waking up the MCU from the Sleep or Deep Sleep mode through the EXTI wakeup event management unit.

I/O Ports – GPIO

- Up to 28 GPIOs
- Port A, B, C are mapped to 16-line EXTI interrupts
- Almost all I/O pins have configurable output driving current

There are up to 28 General Purpose I/O pins, GPIO, for the implementation of logic input/output functions. Each of the GPIO ports has a series of related control and configuration registers to maximize flexibility and to meet the requirements of a wide range of applications.

The GPIO ports are pin-shared with other alternative functions (AFs) to obtain maximum functional flexibility on the package pins. The GPIO pins can be used as alternative functional pins by configuring the corresponding registers regardless of the input or output pins. The external interrupts on the GPIO pins of the device have related control and configuration registers in the External Interrupt Control Unit, EXTI.

Motor Control Timer – MCTM

- 16-bit up, down, up/down auto-reload counter
- Up to 4 independent channels
- 16-bit programmable prescaler that allows division of the prescaler clock source by any factor between 1 and 65536 to generate the counter clock frequency
- Input Capture function
- Compare Match Output
- PWM waveform generation with edge-aligned and center-aligned counting modes
- Single Pulse Mode Output
- Complementary outputs with programmable dead-time insertion
- Break input signals to assert the timer output signals in reset state or in a known fixed state

The Motor Control Timer, MCTM, consists of one 16-bit up/down-counter, four 16-bit Capture/Compare Registers (CCRs), one 16-bit Counter Reload Register (CRR), one 8-bit repetition counter and several control/status registers. It can be used for a variety of purposes which include input signal pulse width measurement, output waveform generation for signals such as compare match outputs, PWM outputs or complementary PWM outputs with dead-time insertion. The MCTM is capable of offering full functional support for motor control, hall sensor interfacing and break input.

General-Purpose Timer – GPTM

- 16-bit up, down, up/down auto-reload counter
- Up to 4 independent channels
- 16-bit programmable prescaler that allows division of the prescaler clock source by any factor between 1 and 65536 to generate the counter clock frequency
- Input Capture function
- Compare Match Output
- PWM waveform generation with edge-aligned and center-aligned counting modes

- Single Pulse Mode Output
- Encoder interface controller with two inputs using quadrature decoder and Pulse/Direction Mode
- Master/Slave mode controller

The General-Purpose Timer, GPTM, consists of one 16-bit up/down-counter, four 16-bit Capture/Compare Registers (CCRs), one 16-bit Counter Reload Register (CRR) and several control/status registers. It can be used for a variety of purposes including general timer, input signal pulse width measurement, output waveform generation such as single pulse generation or PWM outputs. The GPTM also supports an encoder interface using a quadrature decoder with two inputs.

Single Channel Timer – SCTM

- 16-bit auto-reload up-counter
- One channel for each timer
- 16-bit programmable prescaler that allows division of the prescaler clock source by any factor between 1 and 65536 to generate the counter clock frequency
- Input Capture function
- Compare Match Output
- PWM waveform generation with edge-aligned counting mode

The Single Channel Timer, SCTM, consists of one 16-bit up-counter, one 16-bit Capture/Compare Register (CCR), one 16-bit Counter-Reload Register (CRR) and several control/status registers. It can be used for a variety of purposes including general timer, input signal pulse width measurement or output waveform generation such as PWM outputs.

Basic Function Timer – BFTM

- 32-bit compare match up-counter – no I/O control features
- One shot mode – stops counting when compare match occurs
- Repetitive mode – restarts counter when compare match occurs

The Basic Function Timer, BFTM, is a simple 32-bit up-counting counter designed to measure time intervals, generate one shot pulses or generate repetitive interrupts. The BFTM can operate in two modes which are repetitive and one shot modes. In the repetitive mode, the counter is restarted at each compare match event. The BFTM also supports a one shot mode which will force the counter to stop counting when a compare match event occurs.

Watchdog Timer – WDT

- 12-bit down-counter with 3-bit prescaler
- Provides reset to the system
- Programmable watchdog timer window function
- Register write protection function

The Watchdog Timer is a hardware timing circuitry that can be used to detect a system lock-up due to software trapped in a deadlock. It includes a 12-bit count-down counter, a prescaler, a WDT delta value register, WDT operation control circuitry and a WDT protection mechanism. If the software does not reload the counter value before a Watchdog Timer underflow occurs, a reset will be generated when the counter underflows. In addition, a reset is also generated if the software reloads the counter before it reaches a delta value. It means that the counter reload must occur when the Watchdog timer value has a value within a limited window using a specific method. The Watchdog Timer counter can be stopped when the processor is in the debug mode. The register write protection function can be enabled to prevent an unexpected change in the Watchdog timer configuration.

Low Speed Timer – LSTM

- 24-bit up-counter with a programmable prescaler
- Alarm function
- Interrupt and wake-up control

The Low Speed Timer, LSTM, circuitry includes the APB interface, a 24-bit count-up counter, a control register, a prescaler, a compare register and a status register. The LSTM circuits are located in the V_{CORE} power domain. When the device enters the power-saving mode, the LSTM counter is used as a wakeup timer to let the system resume from the power saving mode.

Inter-Integrated Circuit – I²C

- Supports both master and slave modes with a frequency of up to 1 MHz
- Provides an arbitration function and clock synchronization
- Supports 7-bit and 10-bit addressing modes and general call addressing
- Supports slave multi-addressing mode using address mask function

The I²C module is an internal circuit allowing communication with an external I²C interface which is an industry standard two-wire serial interface used for connection to external hardware. These two serial lines are known as a serial data line SDA, and a serial clock line SCL. The I²C module provides three data transfer rates: 100 kHz in the Standard mode; 400 kHz in the Fast mode; 1 MHz in the Fast plus mode. The SCL period generation registers are used to set different kinds of duty cycle implementation for the SCL pulse.

The SDA line which is connected directly to the I²C bus is a bidirectional data line between the master and slave devices and is used for data transmission and reception. The I²C module also has an arbitration detection and clock synchronization function to prevent situations where more than one master attempts to transmit data to the I²C bus at the same time.

Serial Peripheral Interface – SPI

- Supports both master and slave modes
- Frequency of up to ($f_{PCLK}/2$) MHz for the master mode and ($f_{PCLK}/3$) MHz for the slave mode
- FIFO Depth: 8 levels
- Multi-master and multi-slave operation

The Serial Peripheral Interface, SPI, provides an SPI protocol data transmit and receive function in both master and slave modes. The SPI interface uses 4 pins, among which are serial data input and output lines MISO and MOSI, the clock line SCK, and the slave select line SEL. One SPI device acts as a master who controls the data flow using the SEL and SCK signals to indicate the start of the data communication and the data sampling rate. To receive the data bits, the streamlined data bits are latched on a specific clock edge and stored in the data register or in the RX FIFO. Data transmission is carried out in a similar way but with the reverse sequence. The mode fault detection provides a capability for multi-master applications.

Universal Asynchronous Receiver Transmitter – UART

- Asynchronous serial communication operating baud-rate clock frequency up to ($f_{PCLK}/16$) MHz
- Full duplex communication
- Fully programmable serial communication characteristics including:
 - Word length: 7, 8 or 9-bit character
 - Parity: Even, odd or no-parity bit generation and detection
 - Stop bit: 1 or 2 stop bits generation
 - Bit order: LSB-first or MSB-first transfer
- Error detection: Parity, overrun and frame error

The Universal Asynchronous Receiver Transceiver, UART, provides a flexible full duplex data exchange using asynchronous transfer. The UART is used to translate data between parallel and serial interfaces, and is commonly used for RS232 standard communication. The UART peripheral function supports Line Status Interrupt. The software can detect a UART error status by reading the UART Status & Interrupt Flag Register, URSIFR. The status includes the type and the condition of transfer operations as well as several error conditions resulting from Parity, Overrun, Framing and Break events.

Universal Synchronous Asynchronous Receiver Transmitter – USART

- Supports both asynchronous and clocked synchronous serial communication modes
- Programmable baud rate clock frequency up to $(f_{\text{CLK}}/16)$ MHz for asynchronous mode and $(f_{\text{CLK}}/8)$ MHz for synchronous mode
- Full duplex communication
- Fully programmable serial communication characteristics including:
 - Word length: 7, 8 or 9-bit character
 - Parity: Even, odd or no-parity bit generation and detection
 - Stop bit: 1 or 2 stop bits generation
 - Bit order: LSB-first or MSB-first transfer
- Error detection: Parity, overrun and frame error
- Auto hardware flow control mode – RTS, CTS
- IrDA SIR encoder and decoder
- RS485 mode with output enable control
- FIFO Depth: 8-level for both receiver and transmitter

The Universal Synchronous Asynchronous Receiver Transceiver, USART, provides a flexible full duplex data exchange using synchronous or asynchronous transfer. The USART is used to translate data between parallel and serial interfaces, and is commonly used for RS232 standard communication. The USART peripheral function supports four types of interrupt including Line Status Interrupt, Transmitter FIFO Empty Interrupt, Receiver Threshold Level Reaching Interrupt and Time Out Interrupt. The USART module includes an 8-level transmitter FIFO, (TX_FIFO) and an 8-level receiver FIFO (RX_FIFO). The software can detect a USART error status by reading USART Status & Interrupt Flag Register, USRSIFR. The status includes the type and the condition of the transfer operations as well as several error conditions resulting from Parity, Overrun, Framing and Break events.

Cyclic Redundancy Check – CRC

- Supports CRC16 polynomial: 0x8005,
 $X^{16} + X^{15} + X^2 + 1$
- Supports CCITT CRC16 polynomial: 0x1021,
 $X^{16} + X^{12} + X^5 + 1$
- Supports IEEE-802.3 CRC32 polynomial: 0x04C11DB7,
 $X^{32} + X^{26} + X^{23} + X^{22} + X^{16} + X^{12} + X^{11} + X^{10} + X^8 + X^7 + X^5 + X^4 + X^2 + X + 1$
- Supports 1's complement, byte reverse & bit reverse operation on data and checksum
- Supports byte, half-word & word data size
- Programmable CRC initial seed value
- CRC computation executed in 1 AHB clock cycle for 8-bit data and 4 AHB clock cycles for 32-bit data
- Supports PDMA to complete a CRC computation of a block of memory

The CRC calculation unit is an error detection technique test algorithm and is used to verify data transmission or storage data correctness. A CRC calculation takes a data stream or a block of data as its input and generates a 16-bit or 32-bit output remainder. Ordinarily, a data stream is suffixed by a CRC code and used as a checksum when being sent or stored. Therefore, the received or restored data stream is calculated by the same generator polynomial as described above. If the new CRC code result does not match the one calculated earlier, that means the data stream contains a data error.

Peripheral Direct Memory Access – PDMA

- 6 channels with trigger source grouping
- 8-bit, 16-bit and 32-bit width data transfer
- Supports linear address, circular address and fixed address modes
- 4-level programmable channel priority
- Auto reload mode
- Supports trigger sources:
ADC, SPI, USART, UART, I²C, MCTM, GPTM, SCTM and software request

The Peripheral Direct Memory Access circuitry, PDMA, moves data between the peripherals and the system memory on the AHB bus. Each PDMA channel has a source address, destination address, block length and transfer count. The PDMA can exclude the CPU intervention and avoid interrupt service routine execution. It improves system performance as the software does not need to connect each data movement operation.

Hardware Divider – DIV

- Signed/unsigned 32-bit divider
- Calculate in 8 clock cycles, load in 1 clock cycle
- Division by zero error Flag

The divider is the truncated division and requires a software triggered start signal by controlling the “START” bit in the control register. The divider calculation complete flag will be set to 1 after 8 clock cycles, however, if the divisor register data is zero during the calculation, the division by zero error flag will be set to 1.

Debug Support

- Serial Wire Debug Port – SW-DP
- 4 comparators for hardware breakpoint or code / literal patch
- 2 comparators for hardware watch points

Package and Operation Temperature

- 48-pin LQFP-EP package
- Operation temperature range: -40 °C to 105 °C

4 Overview

Device Information

Table 1. Features and Peripheral List

Peripherals		HT32F65C32F
Main Flash (KB)		31
Option Bytes Flash (KB)		1
SRAM (KB)		4
Timers	MCTM	1
	GPTM	1
	SCTM	4
	BFTM	2
	WDT	1
	LSTM	1
Communication	USART	1
	UART	1
	SPI	1
	I ² C	1
PDMA		6 channels
Hardware Divider		1
CRC-16/32		1
EXTI		16
12-bit ADC		1
Number of channels		12 external channels
Comparator		2
Operational Amplifier		1
Driver		3-Channel 32 V Half-Bridge Driver
GPIO		Up to 28
CPU frequency		Up to 60 MHz
Supply voltage (V _{CC})		6 V ~ 32 V
Motor power supply voltage (V _M)		6 V ~ 32 V
Operating voltage (V _{DD})		2.2 V ~ 5.5 V
5 V LDO Regulator output drive current		50 mA
Operating temperature		-40 °C ~ 105 °C
Package		48-pin LQFP-EP

Block Diagram




Figure 1. Block Diagram

Memory Map




Figure 2. Memory Map

Table 2. Register Map

Start Address	End Address	Peripheral	Bus
0x4000_0000	0x4000_0FFF	USART	APB
0x4000_1000	0x4000_1FFF	UART	
0x4000_2000	0x4000_3FFF	Reserved	
0x4000_4000	0x4000_4FFF	SPI	
0x4000_5000	0x4000_FFFF	Reserved	
0x4001_0000	0x4001_0FFF	ADC	
0x4001_1000	0x4001_7FFF	Reserved	
0x4001_8000	0x4001_8FFF	OPA	
0x4001_9000	0x4002_1FFF	Reserved	
0x4002_2000	0x4002_2FFF	AFIO	
0x4002_3000	0x4002_3FFF	Reserved	
0x4002_4000	0x4002_4FFF	EXTI	
0x4002_5000	0x4002_BFFF	Reserved	
0x4002_C000	0x4002_CFFF	MCTM	
0x4002_D000	0x4003_3FFF	Reserved	
0x4003_4000	0x4003_4FFF	SCTM0	
0x4003_5000	0x4003_5FFF	SCTM2	
0x4003_6000	0x4004_7FFF	Reserved	
0x4004_8000	0x4004_8FFF	I ² C	
0x4004_9000	0x4005_7FFF	Reserved	
0x4005_8000	0x4005_8FFF	CMP0 & CMP1	
0x4005_9000	0x4006_7FFF	Reserved	
0x4006_8000	0x4006_8FFF	WDT	
0x4006_9000	0x4006_9FFF	Reserved	
0x4006_A000	0x4006_AFFF	LSTM & PWRCU	
0x4006_B000	0x4006_DFFF	Reserved	
0x4006_E000	0x4006_EFFF	GPTM	
0x4006_F000	0x4007_3FFF	Reserved	
0x4007_4000	0x4007_4FFF	SCTM1	
0x4007_5000	0x4007_5FFF	SCTM3	
0x4007_6000	0x4007_6FFF	BFTM0	
0x4007_7000	0x4007_7FFF	BFTM1	
0x4007_8000	0x4007_FFFF	Reserved	

Start Address	End Address	Peripheral	Bus
0x4008_0000	0x4008_1FFF	FMC	AHB
0x4008_2000	0x4008_7FFF	Reserved	
0x4008_8000	0x4008_9FFF	CKCU & RSTCU	
0x4008_A000	0x4008_BFFF	CRC	
0x4008_C000	0x4008_FFFF	Reserved	
0x4009_0000	0x4009_1FFF	PDMA	
0x4009_2000	0x400A_FFFF	Reserved	
0x400B_0000	0x400B_1FFF	GPIO A	
0x400B_2000	0x400B_3FFF	GPIO B	
0x400B_4000	0x400B_5FFF	GPIO C	
0x400B_6000	0x400C_9FFF	Reserved	
0x400C_A000	0x400C_BFFF	DIV	
0x400C_C000	0x400F_FFFF	Reserved	

Clock Structure




Figure 3. Clock Structure

5 Driver

The device includes a 32 V 3-channel half-bridge driver with isolated motor current sensing function and can drive a 3-phase BLDC motor. The driver also integrates an accurate 5 V output LDO with very low quiescent current. Due to the internal N-channel power MOSFETs that offer 450 mΩ low on-resistance for high efficiency and reduced heat conduction losses and the excellent heat dissipating 48-pin LQFP-EP package, the driver has a high efficiency motor driving capability, reduced external component count and outstanding thermal performance. The external charge pump capacitors are necessary to support a higher PWM input frequency up to 50 kHz. The driver also provides a high voltage open-drain output FG signal, giving information about the rotation speed of the motor, and three protection functions including V_{CC} under voltage lock-out, Output Short-circuit Protection and Over Temperature Protection to prevent IC damage due to some kind of abnormality. Fault indication signal \overline{FAULT} is used to send the error message to the MCU when an abnormal event occurred to the driver.

Linear Low-Dropout Regulator

The driver includes a fully integrated 5 V LDO regulator to provide the IC internal circuitry power source and can power external circuits, providing a current of larger than 50 mA. If the power supply V_{CC} is lower than 5 V, the LDO will be fully switched on and its output voltage almost equals to the V_{CC} input voltage when there is no load.

\overline{FAULT} Fault Indication Signal

If any of the protection circuits such as V_{CC} under voltage lock-out, output short-circuit protection and over temperature protection is activated, the \overline{FAULT} output will become low to indicate that an unexpected operation occurred to the driver. The \overline{FAULT} output will return to its initial state when the EN pin is reset to “0”, or $U_H = V_H = W_H = “0”$ and $U_L = V_L = W_L = “1”$. When EN is 0, the \overline{FAULT} output will be only related to the V_{CC} under voltage lock-out protection condition.

Table 3. \overline{FAULT} Output Truth Table

EN	UVLO	OSP	OTP	\overline{FAULT}
0	Not triggered	X	X	L
0	Triggered	X	X	H
1	When UVLO, OSP, OTP is triggered			L

X: No care; L: Low; H: High

Sleep Mode

In the Sleep mode, the driver current consumption is reduced to only 5 μ A to maintain a very low power consumption. When the EN pin is low, the driver will enter the Sleep mode, disabling the internal charge pump and all the power MOSFETs with the outputs (U, V and W) left in high-impedance states. However, the LDO and FG HV open-drain output remain activated. When EN is set high, the driver will exit the Sleep mode.

FG High Voltage Motor Speed Signal

The driver provides a high voltage open-drain output, FG, giving the rotation speed information of the motor. When EN pin input is high, when FGI input is high level, the FG output will be 0 V, and when FGI input is low, the FG output is in high impedance state. When V_{CC} under voltage lock-out protection occurs, the FG output will be kept in high impedance state.

Table 4. FG Output Truth Table

V_{CC}	EN	FGI	FG
$V_{CC} \geq V_{UVLO+}$	1	1	Low

Protection Function Operation

When the driver operates in an abnormal situation, such as a V_{CC} under voltage lock-out, an output short-circuit or an over temperature condition is detected, it will activate the corresponding protection mechanism to turn off all the power MOSFETs.

Table 5. Protection Function Conditions

EN	Protection Type	Protection Entry Condition	Protection Reaction				Protection Release Condition
			U	V	W	$\overline{\text{FAULT}}$	
X	UVLO	$V_{CC} < V_{UVLO-}$	Z	Z	Z	L	$V_{CC} \geq V_{UVLO+}$
1	OSP	$I_{(M1)}, I_{(M3)} \text{ or } I_{(M5)} > I_{OSP}$	Z	Z	Z	L	$U_H = V_H = W_H = \text{"0"} \text{ \& } \overline{U_L} = \overline{V_L} = \overline{W_L} = \text{"1"} \text{ or } EN = \text{'0'}$
1	OTP	$T_j > T_{SHD}$	Z	Z	Z	L	$T_j < T_{REC}$

X: No care; L: Low; Z: High impedance

V_{CC} Under Voltage Lock-Out – UVLO

In order to avoid a metastable output condition of the driver U, V and W outputs when powered-on or with a low battery voltage, an under voltage lock-out function is integrated within the driver. During the power-on period, the half-bridge outputs (U, V, W) will remain in high impedance states and the control inputs are ignored when V_{CC} is lower than V_{UVLO+} . The half-bridge outputs (U, V, W) are controlled by inputs when V_{CC} is higher than V_{UVLO+} . The outputs will be locked again when V_{CC} falls to a voltage level lower than V_{UVLO-} .

Output Short-circuit Protection – OSP

The driver provides full output protection for conditions such as an output pin short to ground, to the motor supply or to each other. The driver detects the current flowing through the internal power MOSFETs, M1, M3 and M5 and compares it with the output short circuit protection threshold, I_{OSP} . When an OSP condition occurs, the driver will turn off all power MOSFETs with U, V and W outputs left in high-impedance states until the EN signal is reset to “0”, or $U_H = V_H = W_H = \text{"0"}$ and $\overline{U_L} = \overline{V_L} = \overline{W_L} = \text{"1"}$.

Over Temperature Protection – OTP

If the internal junction temperature of the gate driver exceeds the limit threshold T_{SHD} , the high-side and low-side power MOSFETs will be turned off until the junction temperature drops below the recovery temperature level, T_{REC} , at which the gate driver output is determined by the input signals. An over temperature protection being triggered means the overall power dissipation P_D of the driver has exceeded the maximum allowable power dissipation, $P_{D(MAX)}$. For related content and calculations, refer to the “Thermal Consideration” chapter.

Power Consumption

The main power dissipation in the driver is determined by the on-resistance of internal power MOSFETs. The average power dissipation can be estimated using the following equation:

$$P_{AVG} = R_{ON} \times (I_{OUT(RMS)})^2$$

Where P_{AVG} is the average power dissipation of the driver, R_{ON} is the total on-resistance of high-side and low-side MOSFETs and $I_{OUT(RMS)}$ is the RMS output current through the load. Note that the R_{ON} value will vary with the die temperature. The higher the die temperature is, the higher the R_{ON} value will be. When the ambient temperature increases or as the driver heats up, the power dissipation of the driver will also increase.

Component Selection

Motor Supply Capacitor

It is suggested to use at least a 22 μF value capacitor for the motor supply capacitor, C1. There are two main functions for this capacitor. Firstly, it absorbs the current flowing back into the V_M power supply during motor rotating. Secondly, it provides a transient power source to the motor to compensate for the power response time or for long connecting wire effects.

Power Supply Bypass Capacitors

The power supply bypass capacitors, C5 and C7 can be used to filter out high-frequency noises on V_{CC} when the circuit board is powered by the mains and the suggested capacitance value is 0.1 μF . The bypass capacitor is optional and can be used or not according to needs.

VREG Output Capacitor

The 5 V regulator output capacitor, C4, is used to reduce ripples on the regulated 5 V output and suggested to have a value of 10 μF .

V_{CC} Power Supply Capacitor

The 5 V regulator power supply capacitor, C6, is suggested to have a value of 4.7 μF capacitor. This capacitor is optional and can be used or not according to needs.

Charge Pump Capacitors

The driver internal charge pump capacitors, C2 and C3, are suggested to have a value of 0.1 μF .

FG Pull-Up Resistor

The suggested value for the pull-up resistor, R4, connected between the FG pin and the V_M is 10 k Ω .

FG Bypass Capacitor

The FG bypass capacitor, C8, can be used to filter out high-frequency noises on FG when the circuit board is powered by the mains and the suggested capacitance value is 0.01 μF . The bypass capacitor is optional and can be used or not according to needs.

Motor Current Sensing Resistor

The current sensing resistors, R_{SU} , R_{SV} and R_{SW} , are used to convert current to a voltage value that can be measured by the controller. The current sensing resistor is optional and can be used or not according to needs. When selecting the resistance value for the current sensing resistor, the suggestion is that the voltage drop across the resistor should be lower than 0.5 V.

The maximum power rating of the resistor should be considered when selecting an appropriate package for the current sensing resistor. The power amount that fed into the resistor can be calculated by the following formula:

$$P_{RS} = R_S \times (I_{RMS})^2$$

Where R_S is the resistance value of R_{SU} , R_{SV} or R_{SW} ; I_{RMS} is the I_{RMS} current through the resistor. The power can be calculated as above and used to select the current sense resistor package.

LDO Input Resistor

In order to keep the junction temperature of the gate driver within the operating range and maintain a stable output. The regulator power dissipation can be reduced by connecting an R6 resistor in series with the VCC pin, the overall power dissipation P_D of the driver cannot exceed the maximum allowable power dissipation, $P_{D(MAX)}$. The LDO input sensing resistor is optional and can be used or not according to needs. Generally, when an over temperature protection being triggered means the overall power dissipation P_D of the driver has exceeded the maximum allowable power dissipation, $P_{D(MAX)}$. It is recommended that the series resistor R6 of the power supply be used according to the recommended resistance value in the following table.

Table 6. R6 Recommended Specifications

V _{CC} Operating Range	6 V ~ 12 V	24 V	32 V
R6 Recommended Value	0 Ω	220 Ω	360 Ω
R6 Recommended Package Specifications	—	2W	3W

6 Pin Assignment




Figure 4. 48-pin LQFP-EP Pin Assignment

Table 7. Pin Assignment

Package	Alternate Function Mapping															
	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
48 LQFP-EP	System Default	GPIO	ADC0	N/A	GPTM /MCTM	SPI	USART /UART	I²C	CMP/ OPA	SCTM	N/A	N/A	N/A	MCTM	N/A	System Other
1	PA0		ADC_IN5				USR_RTS			SCTM0						
2	PA1		ADC_IN6				USR_RX	I2C_SCL		SCTM1						
3	PA2		ADC_IN7		MT_BRK0	SPI_SCK	USR_CTS		CMP00							
4	PA3		ADC_IN8		MT_BRK1	SPI_MISO	USR_TX	I2C_SDA	CMP0N							
5	PA4					SPI_SEL	UR_TX	I2C_SCL	CMP0P	SCTM2						
6	PA5					SPI_MOSI	UR_RX	I2C_SDA		SCTM3						
7	PA6								OPAP							
8	PA7				GT_CH0				OPAN	SCTM2						
9	PC4				GT_CH1	SPI_MOSI	USR_TX		OPAO							
10	PC5		ADC_IN9		GT_CH2	SPI_MISO	USR_RX			SCTM0						
11	PC6		ADC_IN10		GT_CH3	SPI_SEL	USR_RTS									
12	PC7		ADC_IN11			SPI_SCK	USR_CTS			SCTM3						
13	CLDO															
14	VDD/VDDA															
15	VSS/VSSA															
16	nRST															
17	PB10						UR_RX	I2C_SCL								
18	PB11						UR_TX	I2C_SDA								
19	XTALIN	PB13			MT_CH3		USR_RTS									
20	XTALOUT	PB14			MT_BRK0	SPI_SCK	USR_CTS			SCTM1						
21	SWDIO	PA13					UR_TX	I2C_SDA								
22	SWCLK	PA12					UR_RX	I2C_SCL								
23	PA8				GT_CH0	SPI_SCK	USR_TX	I2C_SCL		SCTM0						
24	PA9_BOOT				GT_CH3	SPI_SEL	USR_RX	I2C_SDA								CKOUT
25	FG															
26	CP1															
27	CP2															
28	VCP															
29	U															
31	US															
31	VS															
34	WS															
32	V															
36	W															

Package	Alternate Function Mapping															
	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
48 LQFP-EP	System Default	GPIO	ADC0	N/A	GPTM /MCTM	SPI	USART /UART	I ² C	CMP/ OPA	SCTM	N/A	N/A	N/A	MCTM	N/A	System Other
37	VM															
38	VM															
39	VCC															
40	VREG															
41	PB4				MT_ CH2	SPI_ SEL	UR_TX			SCTM3				MT_ CH2N		
42	PB5					SPI_ SCK										
43	PC1				MT_ BRK0	SPI_ MOSI	UR_RX		CMP10	SCTM0						
44	PC2		ADC_ IN0		MT_ CH3	SPI_ MISO				SCTM1						
45	PC3		ADC_ IN1		GT_ CH3				CMP1N							
46	PB6		ADC_ IN2		GT_ CH2			I2C_ SCL	CMP1P2	SCTM2						
47	PB7		ADC_ IN3		GT_ CH1			I2C_ SDA	CMP1P1							
48	PB8		ADC_ IN4		GT_ CH0		UR_TX		CMP1P0	SCTM3						
30, 33, 35	NC															

Table 8. Pin Description

Pin Number 48LQFP-EP	Pin Name	Type ⁽¹⁾	I/O Structure ⁽²⁾	Output Driving	Description
					Default Function (AF0)
1	PA0	A/I/O	5V	4/8/12/16 mA	PA0
2	PA1	A/I/O	5V	4/8/12/16 mA	PA1
3	PA2	A/I/O	5V	4/8/12/16 mA	PA2
4	PA3	A/I/O	5V	4/8/12/16 mA	PA3
5	PA4	A/I/O	5V	4/8/12/16 mA	PA4
6	PA5	A/I/O	5V	4/8/12/16 mA	PA5
7	PA6	A/I/O	5V	4/8/12/16 mA	PA6
8	PA7	A/I/O	5V	4/8/12/16 mA	PA7
9	PC4	A/I/O	5V	4/8/12/16 mA	PC4
10	PC5	A/I/O	5V	4/8/12/16 mA	PC5
11	PC6	A/I/O	5V	4/8/12/16 mA	PC6
12	PC7	A/I/O	5V	4/8/12/16 mA	PC7
13	CLDO	P	—	—	Core power LDO V _{CORE} output It is recommended to connect a 2.2 μF capacitor as close as possible between this pin and VSS
14	VDD/ VDDA	P	—	—	Voltage for digital I/O
15	VSS/ VSSA ⁽⁶⁾	P	—	—	Ground reference for digital I/O
16	nRST ⁽³⁾	I	5V_PU	—	External reset pin
17	PB10 ⁽³⁾	A/I/O (V _{DD})	5V	4/8/12/16 mA	X32KIN
18	PB11 ⁽³⁾	A/I/O (V _{DD})	5V	4/8/12/16 mA	X32KOUT
19	PB13	A/I/O	5V	4/8/12/16 mA	XTALIN
20	PB14	A/I/O	5V	4/8/12/16 mA	XTALOUT
23	PA8	I/O	5V	4/8/12/16 mA	PA8
24	PA9	I/O	5V_PU	4/8/12/16 mA	PA9_BOOT
22	PA12	I/O	5V_PU	4/8/12/16 mA	SWCLK
21	PA13	I/O	5V_PU	4/8/12/16 mA	SWDIO
25	FG	O	—	—	HV level shifter open-drain output
26	CP1	I	—	—	Charge pump capacitor terminal 1
27	CP2	I	—	—	Charge pump capacitor terminal 2
28	VCP	O	—	—	Charge pump output terminal
29	U	O	—	—	Output U
31	US	I/O	—	—	Output U Current sensing terminal
32	V	O	—	—	Output V
31	VS	I/O	—	—	Output V Current sensing terminal
34	WS	I/O	—	—	Output W Current sensing terminal
36	W	O	—	—	Output W
37	VM	P	—	—	Motor power supply input

Pin Number 48LQFP-EP	Pin Name	Type ⁽¹⁾	I/O Structure ⁽²⁾	Output Driving	Description
					Default Function (AF0)
38	VM	P	—	—	Motor power supply input
39	VCC	P	—	—	VREG Power supply input
40	VREG	O	—	—	Supplied from VCC. Regulated 5V output. Always active
41	PB4	I/O	5V	4/8/12/16 mA	PB4
42	PB5	I/O	5V	4/8/12/16 mA	PB5
43	PC1	AI/O	5V	4/8/12/16 mA	PC1
44	PC2	AI/O	5V	4/8/12/16 mA	PC2
45	PC3	AI/O	5V	4/8/12/16 mA	PC3
46	PB6	AI/O	5V	4/8/12/16 mA	PB6
47	PB7	AI/O	5V	4/8/12/16 mA	PB7
48	PB8	AI/O	5V	4/8/12/16 mA	PB8
30, 33, 35	NC	—	—	—	No connected

Note: 1. I = Input, O = Output, A = Analog Port, P = Power Supply, $V_{DD} = V_{DD}$ Power.

2. 5V = 5 V operation I/O type, PU = Pull-up.

3. These pins are located at the VDD power domain.

4. The EP which means the thermally enhanced Exposed Pad on the packages must be connected to ground.

5. In the Boot loader mode, the UART interface is available for communication.

6. The VSS/VSSA is internally connected to the driver GND line.

Internal Connection Signal Lines

The MCU generated signals such as the MCTM channel outputs have been internally connected to the driver inputs for control purpose. The connections are listed in the following table and the related control registers should be configured correctly using application program.

Table 9. Internal Connection Signal Lines

MCU Signal Name	Connection Driver Signal Name	Description
PC9 / MT_CH0 (MCTM)	UH	Control input for power MOSFET M1, high active. The MCU AFIO setting should be AF4 to select the MCTM pin function.
PC8 / MT_CH0N (MCTM)	\overline{UL}	Control input for power MOSFET M2, low active. The MCU AFIO setting should be AF4 to select the MCTM pin function.
PB1 / MT_CH1 (MCTM)	VH	Control input for power MOSFET M3, high active. The MCU AFIO setting should be AF4 to select the MCTM pin function.
PB0 / MT_CH1N (MCTM)	\overline{VL}	Control input for power MOSFET M4, low active. The MCU AFIO setting should be AF4 to select the MCTM pin function.
PA15 / MT_CH2 (MCTM)	WH	Control input for power MOSFET M5, high active. The MCU AFIO setting should be AF4 to select the MCTM pin function.
PA14 / MT_CH2N (MCTM)	\overline{WL}	Control input for power MOSFET M6, low active. The MCU AFIO setting should be AF4 to select the MCTM pin function.
PC12	EN	Turn off all power MOSFETs and internal analog circuitry expected LDO. The MCU AFIO setting should be AF0 to select the General Purpose Input/Output pin function (GPIO).
PA11	FGI	Control input of HV level shifter to FG. The MCU AFIO setting should be AF0 to select the General Purpose Input/Output pin function (GPIO).
PA10	\overline{FAULT}	/FAULT is used to Indicate the error message. The MCU AFIO setting should be AF0 to select the General Purpose Input/Output pin function (GPIO).

8 Electrical Characteristics

Absolute Maximum Ratings

The following table shows the absolute maximum ratings of the device. These are stress ratings only. Stresses beyond absolute maximum ratings may cause permanent damage to the device. Note that the device is not guaranteed to operate properly at the maximum ratings. Exposure to the absolute maximum rating conditions for extended periods may affect device reliability.

Table 10. Absolute Maximum Ratings

Parameter	Value	Unit	
$V_M, V_{CC}, FG, CP2$	-0.3 to 40	V	
V_{CP}	-0.3 to 48	V	
$\overline{UH}, \overline{UL}, \overline{VH}, \overline{VL}, \overline{WH}, \overline{WL}, UI, VI, WI, EN, FGI, \overline{FAULT}, VCL, CP1$	-0.3 to ($V_{REG} + 0.3$)	V	
US, VS, WS	-0.7 to 0.7	V	
V_{DD}, V_{DDA}	($V_{SS} - 0.3$) to ($V_{SSA} + 5.5$)	V	
V_{IN} (Input Voltage on I/O)	($V_{SS} - 0.3$) to ($V_{DD} + 0.3$)	V	
T_A (Ambient Operating Temperature Range)	-40 to 105	°C	
T_{STG} (Storage Temperature Range)	-60 to 150	°C	
T_J (Maximum Junction Temperature)	125	°C	
Electrostatic Discharge Voltage – Human Body Mode	±4000	V	
Junction-to-Ambient Thermal Resistance, θ_{JA}	48LQFP-EP	50	°C/W

Recommended DC Operating Conditions

Table 11. Recommended DC Operating Conditions

$T_A = 25\text{ °C}$, unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
V_{CC}	Power Supply Voltage	—	6	—	32	V
V_M	Motor Power Supply input	—	6	—	32	V
$I_{OUT(PEAK)}$	Load Current RMS Value	—	—	3.5	—	A
V_{DD}	Operating Voltage	—	2.5	5.0	5.5	V
V_{DDA}	Analog Operating Voltage	—	2.5	5.0	5.5	V

On-Chip LDO Voltage Regulator Characteristics

Table 12. LDO Characteristics

$T_A = 25\text{ °C}$, unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
V_{LDO}	Internal Regulator Output Voltage	$V_{DD} \geq 2.5\text{ V}$ Regulator input @ $I_{LDO} = 35\text{ mA}$ and voltage variation = $\pm 5\%$, After trimming	1.425	1.5	1.57	V
I_{LDO}	Output Current	$V_{DD} = 2.5\text{ V}$ Regulator input @ $V_{LDO} = 1.5\text{ V}$	—	30	35	mA
C_{LDO}	External Filter Capacitor Value for Internal Core Power Supply	The capacitor value is dependent on the core power current consumption	1	2.2	—	μF

Power Consumption

The current consumption is influenced by several parameters and factors, including the operating voltage, ambient temperature, I/O pin loading, device software configuration, operating frequencies, I/O pin switching rate, program location in memory and executed binary code.

The MCU is configured under the following conditions for current consumption measured:

- All I/O pins are set to a high-impedance (floating) state.
- All peripherals are disabled unless specifically stated otherwise.
- The Flash memory access time is optimized using the minimum wait states number, depending on the f_{HCLK} frequency.
- When the peripherals are enabled, $f_{PCLK} = f_{HCLK}$.

Table 13. Power Consumption Characteristics

$T_A = 25\text{ }^\circ\text{C}$, unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
I_{DD}	Supply Current (Run Mode)	$V_{DD} = 5.0\text{ V}$, HSI = 8 MHz, PLL = 60 MHz, $f_{HCLK} = 60\text{ MHz}$, $f_{PCLK} = 60\text{ MHz}$, all peripherals enabled	—	16.76	—	mA
		$V_{DD} = 5.0\text{ V}$, HSI = 8 MHz, PLL = 60 MHz, $f_{HCLK} = 60\text{ MHz}$, $f_{PCLK} = 60\text{ MHz}$, all peripherals disabled	—	7.54	—	mA
		$V_{DD} = 5.0\text{ V}$, HSI = 8 MHz, PLL = 40 MHz, $f_{HCLK} = 40\text{ MHz}$, $f_{PCLK} = 40\text{ MHz}$, all peripherals enabled	—	13.9	—	mA
		$V_{DD} = 5.0\text{ V}$, HSI = 8 MHz, PLL = 40 MHz, $f_{HCLK} = 40\text{ MHz}$, $f_{PCLK} = 40\text{ MHz}$, all peripherals disabled	—	7.69	—	mA
		$V_{DD} = 5.0\text{ V}$, HSI = 8 MHz, PLL = 20 MHz, $f_{HCLK} = 20\text{ MHz}$, $f_{PCLK} = 20\text{ MHz}$, all peripherals enabled	—	6.56	—	mA
		$V_{DD} = 5.0\text{ V}$, HSI = 8 MHz, PLL = 20 MHz, $f_{HCLK} = 20\text{ MHz}$, $f_{PCLK} = 20\text{ MHz}$, all peripherals disabled	—	3.44	—	mA
		$V_{DD} = 5.0\text{ V}$, HSI = 8 MHz, PLL off, $f_{HCLK} = 8\text{ MHz}$, $f_{PCLK} = 8\text{ MHz}$, all peripherals enabled	—	2.69	—	mA
		$V_{DD} = 5.0\text{ V}$, HSI = 8 MHz, PLL off, $f_{HCLK} = 8\text{ MHz}$, $f_{PCLK} = 8\text{ MHz}$, all peripherals disabled	—	1.43	—	mA
		$V_{DD} = 5.0\text{ V}$, HSI off, PLL off, LSI on, $f_{HCLK} = 32\text{ kHz}$, $f_{PCLK} = 32\text{ kHz}$, all peripherals enabled	—	34.6	—	μA
		$V_{DD} = 5.0\text{ V}$, HSI off, PLL off, LSI on, $f_{HCLK} = 32\text{ kHz}$, $f_{PCLK} = 32\text{ kHz}$, all peripherals disabled	—	29.6	—	μA

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
I _{DD}	Supply Current (Sleep Mode)	V _{DD} = 5.0 V, HSI = 8 MHz, PLL = 60 MHz, f _{HCLK} = 0 MHz, f _{PCLK} = 60 MHz, all peripherals enabled	—	11.22	—	mA
		V _{DD} = 5.0 V, HSI = 8 MHz, PLL = 60 MHz, f _{HCLK} = 0 MHz, f _{PCLK} = 60 MHz, all peripherals disabled	—	1.19	—	mA
		V _{DD} = 5.0 V, HSI = 8 MHz, PLL = 40 MHz, f _{HCLK} = 0 MHz, f _{PCLK} = 40 MHz, all peripherals enabled	—	7.63	—	mA
		V _{DD} = 5.0 V, HSI = 8 MHz, PLL = 40 MHz, f _{HCLK} = 0 MHz, f _{PCLK} = 40 MHz, all peripherals disabled	—	0.94	—	mA
		V _{DD} = 5.0 V, HSI = 8 MHz, PLL = 20 MHz, f _{HCLK} = 0 MHz, f _{PCLK} = 20 MHz, all peripherals enabled	—	4.16	—	mA
		V _{DD} = 5.0 V, HSI = 8 MHz, PLL = 20 MHz, f _{HCLK} = 0 MHz, f _{PCLK} = 20 MHz, all peripherals disabled	—	0.73	—	mA
		V _{DD} = 5.0 V, HSI = 8 MHz, PLL off, f _{HCLK} = 0 MHz, f _{PCLK} = 8 MHz, all peripherals enabled	—	1.72	—	mA
	V _{DD} = 5.0 V, HSI = 8 MHz, PLL off, f _{HCLK} = 0 MHz, f _{PCLK} = 8 MHz, all peripherals disabled	—	0.35	—	mA	
Supply Current (Deep-Sleep Mode)	V _{DD} = 5.0 V, all clock off (HSE/HSI), LDO in low power mode, LSI on, LSTM on	—	25	—	μA	

Note: 1. HSE means high speed external oscillator. HSI means 8 MHz high speed internal oscillator.
2. LSI means 32 kHz low speed internal oscillator.
3. Code = while (1) { 208 NOP } executed in Flash.

Reset and Supply Monitor Characteristics

Table 14. V_{DD} Power Reset Characteristics

T_A = 25 °C, unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
V _{POR}	Power On Reset Threshold (Rising Voltage on V _{DD})	T _A = -40 °C ~ 105 °C	2.22	2.35	2.48	V
V _{PDR}	Power Down Reset Threshold (Falling Voltage on V _{DD})		2.09	2.20	2.33	V
V _{PORHYST}	POR Hysteresis	—	—	150	—	mV
t _{POR}	Reset Delay Time	V _{DD} = 5.0 V	—	0.1	0.2	ms

Note: 1. Data based on characterization results only, not tested in production.
2. If the LDO is turned on, the V_{DD} POR has to be in the de-assertion condition. When the V_{DD} POR is in the assertion state then the LDO will be turned off.

Table 15. LVD/BOD Characteristics

T_A = 25 °C, unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit	
V _{BOD}	Voltage of Brown-Out Detection	After factory-trimmed V _{DD} Falling edge	2.37	2.45	2.53	V	
V _{LVD}	Voltage of Low Voltage Detection	V _{DD} Falling edge	LVDS = 000	2.57	2.65	2.73	V
			LVDS = 001	2.77	2.85	2.93	V
			LVDS = 010	2.97	3.05	3.13	V
			LVDS = 011	3.17	3.25	3.33	V
			LVDS = 100	3.37	3.45	3.53	V
			LVDS = 101	4.15	4.25	4.35	V
			LVDS = 110	4.35	4.45	4.55	V
	LVDS = 111	4.55	4.65	4.75	V		
V _{LVDHTST}	LVD Hysteresis	V _{DD} = 5.0 V	—	—	100	mV	
t _{suLVD}	LVD Setup Time	V _{DD} = 5.0 V	—	—	5	μs	
t _{alLVD}	LVD Active Delay Time	V _{DD} = 5.0 V	—	—	—	ms	
I _{DDLVD}	Operation Current ⁽³⁾	V _{DD} = 5.0 V	—	—	10	20	μA

Note: 1. Data based on characterization results only, not tested in production.

2. Bandgap current is not included.

3. LVDS field is in the PWRCU LVDCSR register.

External Clock Characteristics

Table 16. High Speed External Clock (HSE) Characteristics

T_A = 25 °C, unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
V _{DD}	Operation Voltage Range	—	2.5	—	5.5	V
f _{HSE}	HSE Frequency	—	4	—	16	MHz
C _L	Load Capacitance	V _{DD} = 5.0 V, R _{ESR} = 100 Ω, @ 16 MHz	—	—	22	pF
R _{FHSE}	Internal Feedback Resistor between XTALIN and XTALOUT pins	—	—	0.5	—	MΩ
R _{ESR}	Equivalent Series Resistance	V _{DD} = 5.0 V, C _L = 12 pF @ 16 MHz, HSEGAIN = 0	—	—	160	Ω
		V _{DD} = 2.5 V, C _L = 12 pF @ 16 MHz, HSEGAIN = 1	—	—	—	—
D _{HSE}	HSE Oscillator Duty Cycle	—	40	—	60	%
I _{DDHSE}	HSE Oscillator Current Consumption	V _{DD} = 5.0 V @ 16 MHz	—	TBD	—	mA
I _{PWDHSE}	HSE Oscillator Power Down Current	V _{DD} = 5.0 V	—	—	0.01	μA
t _{suHSE}	HSE Oscillator Startup Time	V _{DD} = 5.0 V	—	—	4	ms

Internal Clock Characteristics

Table 17. High Speed Internal Clock (HSI) Characteristics

$T_A = 25\text{ }^\circ\text{C}$, unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
V_{DD}	Operation Voltage Range	$T_A = -40\text{ }^\circ\text{C} \sim 105\text{ }^\circ\text{C}$	2.5	—	5.5	V
f_{HSI}	HSI Frequency	$V_{DD} = 5.0\text{ V} @ 25\text{ }^\circ\text{C}$	—	8	—	MHz
ACC_{HSI}	Factory Calibrated HSI Oscillator Frequency Accuracy	$V_{DD} = 5.0\text{ V}, T_A = 25\text{ }^\circ\text{C}$	-2	—	+2	%
		$V_{DD} = 2.5\text{ V} \sim 5.5\text{ V}$ $T_A = -20\text{ }^\circ\text{C} \sim 85\text{ }^\circ\text{C}$	-3	—	+3	%
		$V_{DD} = 2.5\text{ V} \sim 5.5\text{ V}$ $T_A = 85\text{ }^\circ\text{C} \sim 105\text{ }^\circ\text{C}$ or $T_A = -40\text{ }^\circ\text{C} \sim -20\text{ }^\circ\text{C}$	-3.5	—	+3.5	%
Duty	Duty Cycle	$f_{HSI} = 8\text{ MHz}$	35	—	65	%
I_{DDHSI}	Oscillator Supply Current	$f_{HSI} = 8\text{ MHz}$	—	300	500	μA
	Power Down Current		—	—	0.05	
t_{SUHSI}	HSI Oscillator Startup Time	$f_{HSI} = 8\text{ MHz}$	—	—	10	μs

Table 18. Low Speed Internal Clock (LSI) Characteristics

$T_A = 25\text{ }^\circ\text{C}$, unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
V_{DD}	Operation Voltage Range	—	2.5	—	5.5	V
f_{LSI}	LSI Frequency	$V_{DD} = 5.0\text{ V},$ $T_A = -40\text{ }^\circ\text{C} \sim 105\text{ }^\circ\text{C}$	21	32	43	kHz
ACC_{LSI}	LSI Frequency Accuracy	After factory-trimmed, $V_{DD} = 5.0\text{ V}, T_A = 25\text{ }^\circ\text{C}$	-10	—	+10	%
$I_{DDL SI}$	LSI Oscillator Operating Current	$V_{DD} = 5.0\text{ V}, T_A = 25\text{ }^\circ\text{C}$	—	0.4	0.8	μA
t_{SULSI}	LSI Oscillator Startup Time	$V_{DD} = 5.0\text{ V}, T_A = 25\text{ }^\circ\text{C}$	—	—	100	μs

System PLL Characteristics

Table 19. System PLL Characteristics

$T_A = 25\text{ }^\circ\text{C}$, unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
f_{PLLIN}	System PLL Input Clock	—	4	—	16	MHz
f_{CK_PLL}	System PLL Output Clock	—	16	—	60	MHz
t_{LOCK}	System PLL Lock Time	—	—	200	—	μs

Memory Characteristics

Table 20. Flash Memory Characteristics

$T_A = 25\text{ }^\circ\text{C}$, unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
N_{ENDU}	Number of Guaranteed Program / Erase Cycles before failure (Endurance)	$T_A = -40\text{ }^\circ\text{C} \sim 105\text{ }^\circ\text{C}$	20	—	—	K cycles
t_{RET}	Data Retention Time	$T_A = -40\text{ }^\circ\text{C} \sim 105\text{ }^\circ\text{C}$	10	—	—	Years
t_{PROG}	Word Programming Time	$T_A = -40\text{ }^\circ\text{C} \sim 105\text{ }^\circ\text{C}$	20	—	—	μs
t_{ERASE}	Page Erase Time	$T_A = -40\text{ }^\circ\text{C} \sim 105\text{ }^\circ\text{C}$	2	—	—	ms
t_{MERASE}	Mass Erase Time	$T_A = -40\text{ }^\circ\text{C} \sim 105\text{ }^\circ\text{C}$	10	—	—	ms

I/O Port Characteristics

Table 21. I/O Port Characteristics

$T_A = 25\text{ }^\circ\text{C}$, unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit	
I_{IL}	Low Level Input Current	5.0 V I/O	$V_I = V_{\text{SS}}$, On-chip pull-up resistor disabled	—	—	3	μA
		Reset pin		—	—	3	
I_{IH}	High Level Input Current	5.0 V I/O	$V_I = V_{\text{DD}}$, On-chip pull-down resistor disabled	—	—	3	μA
		Reset pin		—	—	3	
V_{IL}	Low Level Input Voltage	5.0 V I/O		-0.5	—	$0.35 \times V_{\text{DD}}$	V
		Reset pin		-0.5	—	$0.35 \times V_{\text{DD}}$	
V_{IH}	High Level Input Voltage	5.0 V I/O		$0.65 \times V_{\text{DD}}$	—	$V_{\text{DD}} + 0.5$	V
		Reset pin		$0.65 \times V_{\text{DD}}$	—	$V_{\text{DD}} + 0.5$	
V_{HYS}	Schmitt Trigger Input Voltage Hysteresis	5.0 V I/O		—	$0.12 \times V_{\text{DD}}$	—	mV
		Reset pin		—	$0.12 \times V_{\text{DD}}$	—	
I_{OL}	Low Level Output Current (GPIO Sink Current)	5.0 V I/O 4 mA drive, $V_{\text{OL}} = 0.4\text{ V}$		4	—	—	mA
		5.0 V I/O 8 mA drive, $V_{\text{OL}} = 0.4\text{ V}$		8	—	—	mA
		5.0 V I/O 12 mA drive, $V_{\text{OL}} = 0.4\text{ V}$		12	—	—	mA
		5.0 V I/O 16 mA drive, $V_{\text{OL}} = 0.4\text{ V}$		16	—	—	mA
		V_{DD} Domain I/O drive @ $V_{\text{DD}} = 5.0\text{ V}$, $V_{\text{OL}} = 0.4\text{ V}$, PB10, PB11		4	—	—	mA
I_{OH}	High Level Output Current (GPIO Source Current)	5.0 V I/O 4 mA drive, $V_{\text{OH}} = V_{\text{DD}} - 0.4\text{ V}$		4	—	—	mA
		5.0 V I/O 8 mA drive, $V_{\text{OH}} = V_{\text{DD}} - 0.4\text{ V}$		8	—	—	mA
		5.0 V I/O 12 mA drive, $V_{\text{OH}} = V_{\text{DD}} - 0.4\text{ V}$		12	—	—	mA
		5.0 V I/O 16 mA drive, $V_{\text{OH}} = V_{\text{DD}} - 0.4\text{ V}$		16	—	—	mA
		V_{DD} Domain I/O drive @ $V_{\text{DD}} = 5.0\text{ V}$, $V_{\text{OH}} = V_{\text{DD}} - 0.4\text{ V}$, PB10, PB11		—	—	2	mA

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
V _{OL}	Low Level Output Voltage	5.0 V 4 mA drive I/O, I _{OL} = 4 mA	—	—	0.4	V
		5.0 V 8 mA drive I/O, I _{OL} = 8 mA	—	—	0.4	
		5.0 V 12 mA drive I/O, I _{OL} = 12 mA	—	—	0.4	
		5.0 V 16 mA drive I/O, I _{OL} = 16 mA	—	—	0.4	
V _{OH}	High Level Output Voltage	5.0 V 4 mA drive I/O, I _{OH} = 4 mA	V _{DD} - 0.4	—	—	V
		5.0 V 8 mA drive I/O, I _{OH} = 8 mA	V _{DD} - 0.4	—	—	
		5.0 V 12 mA drive I/O, I _{OH} = 12 mA	V _{DD} - 0.4	—	—	
		5.0 V 16 mA drive I/O, I _{OH} = 16 mA	V _{DD} - 0.4	—	—	
R _{PU}	Internal Pull-up Resistor	5.0 V I/O, V _{DD} = 5.0 V	—	60	—	kΩ
R _{PD}	Internal Pull-down Resistor	5.0 V I/O, V _{DD} = 5.0 V	—	60	—	kΩ

ADC Characteristics

Table 22. ADC Characteristics

T_A = 25 °C, unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
V _{DDA}	A/D Converter Operating Voltage	—	2.5	5.0	5.5	V
V _{ADCIN}	A/D Converter Input Voltage Range	—	0	—	V _{REF+}	V
V _{REF+}	A/D Converter Reference Voltage	—	—	V _{DDA}	V _{DDA}	V
I _{ADC}	A/D Converter Operating Current	V _{DDA} = 5.0 V	—	0.85	1	mA
I _{ADC_DN}	Power Down Current Consumption	V _{DDA} = 5.0 V	—	—	0.1	μA
f _{ADC}	A/D Converter Clock Frequency	—	0.7	—	32	MHz
f _S	Sampling Rate	—	0.05	—	2	Msp/s
t _{DL}	Data Latency	—	—	12.5	—	1/f _{ADC} Cycles
t _{S&H}	Sampling & Hold Time	—	—	3.5	—	1/f _{ADC} Cycles
t _{ADCCONV}	A/D Converter Conversion Time	ADST[7:0] = 2	—	16	—	1/f _{ADC} Cycles
R _i	Input Sampling Switch Resistance	—	—	—	1	kΩ
C _i	Input Sampling Capacitance	No pin / pad capacitance included	—	16	—	pF
t _{SU}	Startup Time	—	—	—	1	μs
N	Resolution	—	—	12	—	bits
INL	Integral Non-linearity Error	f _S = 750 ksps, V _{DDA} = 5.0 V	—	—	±2	LSB
DNL	Differential Non-linearity Error	f _S = 750 ksps, V _{DDA} = 5.0 V	—	—	±1	LSB
E _O	Offset Error	—	—	—	±10	LSB
E _G	Gain Error	—	—	—	±10	LSB

Note: 1. Data based on characterization results only, not tested in production.

2. Due to the A/D Converter input channel and GPIO pin-shared function design limitation, the V_{DDA} supply power of the A/D Converter has to be equal to the V_{DD} supply power of the MCU in the application circuit.

3. The figure below shows the equivalent circuit of the A/D Converter Sample-and-Hold input stage where C_1 is the storage capacitor, R_1 is the resistance of the sampling switch and R_s is the output impedance of the signal source V_s . Normally the sampling phase duration is approximately, $3.5/f_{ADC}$. The capacitance, C_1 , must be charged within this time frame and it must be ensured that the voltage at its terminals becomes sufficiently close to V_s for accuracy. To guarantee this, R_s is not allowed to have an arbitrarily large value.




Figure 6. ADC Sampling Network Model

The worst case occurs when the extremities of the input range (0 V and V_{REF}) are sampled consecutively. In this situation a sampling error below $\frac{1}{4}$ LSB is ensured by using the following equation:

$$R_s < \frac{3.5}{f_{ADC} C_1 \ln(2^{N+2})} - R_1$$

Where f_{ADC} is the ADC clock frequency and N is the ADC resolution ($N = 12$ in this case). A safe margin should be considered due to the pin/pad parasitic capacitances, which are not accounted for in this simple model.

If, in a system where the A/D Converter is used, there are no rail-to-rail input voltage variations between consecutive sampling phases, R_s may be larger than the value indicated by the equation above.

Comparator Characteristics

Table 23. Comparator Characteristics

$T_A = 25^\circ\text{C}$, unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit	
V_{DDA}	Operating Voltage	Comparator mode	2.5	5.0	5.5	V	
V_{IN}	Input Common Mode Voltage Range	CP or CN	V_{SSA}	—	V_{DDA}	V	
V_{IOS}	Input Offset Voltage ⁽¹⁾	—	-15	—	15	mV	
V_{HYS}	Input Hysteresis $V_{DDA} = 5.0$ V	No hysteresis, CMPHM [1:0] = 00	—	0	—	mV	
		Low hysteresis, CMPHM [1:0] = 01	—	30	—	mV	
		Middle hysteresis, CMPHM [1:0] = 10	—	60	—	mV	
		High hysteresis, CMPHM [1:0] = 11	—	100	—	mV	
t_{RT}	Response Time Input Overdrive = ± 100 mV	High Speed Mode	$V_{DDA} \geq 2.7$ V	—	50	100	ns
			$V_{DDA} < 2.7$ V	—	100	250	
		Low Speed Mode	—	2	5	μs	

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
I _{CMP}	Current Consumption V _{DDA} = 5.0 V	High Speed Mode	—	180	—	μA
		Low Speed Mode	—	30	—	μA
t _{CMPST}	Comparator Startup Time	Comparator enabled to output valid	—	—	50	μs
I _{CMP_DN}	Power Down Supply Current	CMPEN = 0, CVREN = 0, CVROE = 0	—	—	0.1	μA
Comparator Voltage Reference (CVR)						
V _{CVR}	Output Range	—	V _{SSA}	—	V _{DDA}	V
N _{Bits}	CVR Scaler Resolution	—	—	8	—	bits
t _{CVRST}	Settling Time	CVR Scaler Settling Time from CVRVAL = "00000000" to "11111111"	—	—	100	μs
I _{CVR}	Current Consumption V _{DDA} = 5.0 V	CVREN = 1, CVROE = 0	—	65	—	μA
		CVREN = 1, CVROE = 1	—	80	110	μA

Note: Data based on characterization results only, not tested in production.

Operational Amplifier Characteristics

Table 24. Operational Amplifier Characteristics

T_A = 25 °C, unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
V _{DDA}	Operating Voltage	OPA mode	3.0	5.0	5.5	V
I _{OPA_DN}	Power Down Current	—	—	—	0.1	μA
I _{OPA}	Operating Current	V _{DD} = 5 V	—	800	—	μA
V _{OS}	Input Offset Voltage	Without calibration (OOF[4:0] = 10000B)	-15	—	15	mV
		With calibration	-2	—	2	
V _{OR}	Maximum Output Voltage Range	—	V _{SS} + 0.2	—	V _{DD} - 0.2	V
I _{OS}	Input Offset Current	V _{IN} = 1/2V _{CM}	—	1	10	nA
PSRR	Power Supply Rejection Ratio	—	—	60	—	dB
CMRR	Common Mode Rejection Ratio	V _{CM} = 0 ~ V _{DD} - 1.4	—	60	—	dB
SR	Slew Rate+, Slew Rate-	R _L = 100 kΩ, C _L = 50 pF	—	6	—	V/μs
GBW	Gain Band Width	R _L = 100 kΩ, C _L = 50 pF	—	6	—	MHz
A _{OL}	Open Loop Gain	R _L = 100 kΩ, C _L = 50 pF	60	80	—	dB
PM	Phase Margin	R _L = 100 kΩ, C _L = 50 pF	50	60	—	Deg
V _{CM}	Common Mode Voltage Range	—	V _{SS}	—	V _{DD} - 1.4	V

MCTM/GPTM/SCTM Characteristics

Table 25. MCTM/GPTM/SCTM Characteristics

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
f _{TM}	Timer Clock Source for MCTM, GPTM and SCTM	—	—	—	f _{PCLK}	MHz
t _{RES}	Timer Resolution Time	—	1	—	—	1/f _{TM}
f _{EXT}	External Signal Frequency on Channel 0 ~ 3	—	—	—	1/2	f _{TM}
RES	Timer Resolution	—	—	—	16	bits

Driver Characteristics

Table 26. Driver Characteristics

$V_M = V_{CC} = 24\text{ V}$, $C_1 = 22\ \mu\text{F}$, $C_2 = C_3 = C_5 = 0.1\ \mu\text{F}$, $C_4 = 10\ \mu\text{F}$, $C_6 = 4.7\ \mu\text{F}$ and $T_A = 25\ ^\circ\text{C}$,
unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
Power Supply & Linear Regulator						
V_M	Motor Supply Voltage	—	6.0	—	32.0	V
V_{CC}	LDO Supply Voltage	—	6.0	—	32.0	V
$I_{M(STB)}$	Motor Supply Standby Current	EN = "1"	—	1200	2000	μA
$I_{CC(STB)}$	LDO Supply Standby Current	EN = "1", $I_{LOAD} = 0\ \text{mA}$	—	1200	2000	μA
$I_{CC(SLP)}$	LDO Supply Sleep Current	Only LDO activates with $I_{LOAD} = 0\ \text{mA}$	—	—	5	μA
V_{REG}	Linear Regulated Output Voltage	$I_{LOAD} = 1\ \text{mA}$	4.925	5.000	5.075	V
I_{LOAD}	Linear Regulator Output Current	—	50	—	—	mA
V_{DROP}	Linear Regulator Dropout Voltage	$I_{LOAD} = 50\ \text{mA}$	—	—	1.0	V
ΔV_{REG}	Load Regulation	$I_{LOAD} = 0\ \text{to}\ 50\ \text{mA}$	—	15	—	mV
	Line Regulation	V_M from $(V_{REG} + 1\ \text{V})$ to $24\ \text{V}$	—	0.1	0.2	%/V
	Temperature Coefficient	$I_{LOAD} = 1\ \text{mA}$; $T_A = -40\ ^\circ\text{C}$ to $105\ ^\circ\text{C}$	—	± 100	—	ppm/ $^\circ\text{C}$
PSRR	Power Supply Rejection Ratio	$I_{LOAD} = 30\ \text{mA}$	—	60	—	dB
Noise	Output Noise	$I_{LOAD} = 30\ \text{mA}$; BW = $10 \sim 100\ \text{kHz}$	—	50	—	μV_{RMS}
Output Driver						
R_{ON}	On-Resistance (HS + LS) ⁽¹⁾	$I_{OUT} = 500\ \text{mA}$	—	0.45	—	Ω
V_{CLAMP}	Clamp Diode Voltage	$I = 500\ \text{mA}$	—	0.8	—	V
$t_{r(OUT)}$	Output Rise Time (Figure 8)	$U_H = \overline{U_L}$, $V_H = \overline{V_L}$, $W_H = \overline{W_L}$ from "0" to "1"	—	100	—	ns
$t_{f(OUT)}$	Output Fall Time (Figure 8)	$U_H = \overline{U_L}$, $V_H = \overline{V_L}$, $W_H = \overline{W_L}$ from "1" to "0"	—	100	—	ns
Logic Input/Output						
V_{IL}	Input Logic Low Voltage	$U_H, \overline{U_L}, V_H, \overline{V_L}, W_H, \overline{W_L}$, EN, FGI	—	—	1.5	V
V_{IH}	Input Logic High Voltage	$U_H, \overline{U_L}, V_H, \overline{V_L}, W_H, \overline{W_L}$, EN, FGI	3.5	—	—	V
t_{p1}	IN-to-OUT Propagation Delay (Figure 7)	U_H, V_H, W_H to U, V, W	—	100	—	ns
t_{p2}		$\overline{U_L}, \overline{V_L}, \overline{W_L}$ to U, V, W	—	100	—	ns
t_{D1}	Dead Time (Figure 7)	—	—	180	—	ns
t_{D2}		—	—	180	—	ns
$t_{W(min)}$	Minimum Pulse Width	Internal charge pump activated	—	—	300	ns
R_{PD1}	FGI Pull Down Resistance	FGI pin	—	100	—	KW
R_{PD2}	Input Pull Down Resistance	EN, U_H, V_H, W_H , FGI	—	10	—	KW
R_{PD3}	Input Pull Up Resistance	$\overline{U_L}, \overline{V_L}, \overline{W_L}$	—	10	—	KW
V_{OL}	Output Logic Low Voltage	FAULT. 1 mA source current	—	—	0.4	V

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
V _{OH}	Output Logic High Voltage	$\overline{\text{FAULT}}$. 1 mA sink current	V _{REG} -0.4	—	—	V
I _{FG}	FG Leakage Current	FGI = "L". FG output = 12 V	—	—	0.5	μA
V _{OL_FG}	FG Output Low Voltage	FGI = "H", 5 mA source current	—	0.15	0.40	V

Charge Pump

V _{CP}	Charge Pump Voltage (Figure 9)	—	—	27.9	—	V
t _{CP_ON}	Charge Pump On Time (Figure 9)	EN from "0" to "1". V _{CP} rises from 0V to 0.9 × V _{CP}	—	60	—	μs
t _{CP_OFF}	Charge Pump Off Time (Figure 9)	EN from "1" to "0". V _{CP} falls from V _{CP} to 0.9 × V _{CP}	—	60	—	μs

Protection

V _{UVLO+}	V _{CC} Turn On Level	V _{CC} rises	—	—	2.5	V
V _{UVLO-}	V _{CC} Turn Off Level	V _{CC} falls	2.2	—	—	V
I _{OSP}	Output Short-circuit Protection Current	M1, M3 and M5 only	—	3.5	—	A
V _{SNS}	Current Sensing Threshold Value	V _{CL} = 1V	90	100	110	mV
T _{SHD}	Over Temperature Protection Turn Off Temperature	—	—	160	—	°C
T _{REC}	Over Temperature Protection Recovery Temperature	—	—	120	—	°C

V_M = V_{CC} = 24 V, C1 = 22 μF, C2 = C3 = C5 = 0.1 μF, C4 = 10 μF, C6 = 4.7 μF and T_A = 105 °C, unless otherwise specified.

Symbol	Parameter	Condition	Min.	Typ.	Max.	Unit
Power Supply & Linear Regulator						
V _M	Motor Supply Voltage	—	4.5	—	32.0	V
V _{CC}	LDO Supply Voltage	—	2.5	—	32.0	V
I _{M(STB)}	Motor Supply Standby Current	EN = "1"	—	150	200	μA
I _{CC(STB)}	LDO Supply Standby Current	EN = "1"; I _{LOAD} = 0 mA	—	1200	2000	μA
I _{CC(SLP)}	LDO Supply Sleep Current	Only LDO activates with I _{LOAD} = 0 mA	—	—	5	μA
V _{REG}	Linear Regulated Output Voltage	I _{LOAD} = 1 mA	4.875	5.000	5.125	V
I _{LOAD}	Linear Regulator Output Current	—	Thermal Limited			mA
V _{DROP}	Linear Regulator Dropout Voltage	I _{LOAD} = 50 mA	—	—	1.0	V
ΔV _{REG}	Load Regulation	I _{LOAD} = 0 to 50 mA	—	30	—	mV
	Line Regulation	V _M from (V _{REG} + 1 V) to 24 V	—	0.1	0.5	%/V
	Temperature Coefficient	I _{LOAD} = 1 mA; T _A = -40 °C to 105 °C	—	±100	—	ppm / °C

Output Driver

R _{ON}	On-Resistance (HS + LS) ⁽¹⁾	I _{OUT} = 500 mA	—	0.6	—	Ω
V _{CLAMP}	Clamp Diode Voltage	I = 500 mA	—	0.8	—	V
t _{r(OUT)}	Output Rise Time (Figure 8)	U _H = $\overline{\text{UL}}$, V _H = $\overline{\text{VL}}$, W _H = $\overline{\text{WL}}$ from '0' to '1'	—	100	—	ns
t _{f(OUT)}	Output Fall Time (Figure 8)	U _H = $\overline{\text{UL}}$, V _H = $\overline{\text{VL}}$, W _H = $\overline{\text{WL}}$ from '1' to '0'	—	100	—	ns

Symbol	Parameter	Condition	Min.	Typ.	Max.	Unit
Logic Input/Output						
V _{IL}	Input Logic Low Voltage	UH, \overline{UL} , VH, \overline{VL} , WH, \overline{WL} , EN, FGI	—	—	1.5	V
V _{IH}	Input Logic High Voltage	UH, \overline{UL} , VH, \overline{VL} , WH, \overline{WL} , EN, FGI	3.5	—	—	V
t _{p1}	IN-to-OUT Propagation Delay (Figure 7)	UH, VH, WH to U, V, W	—	150	—	ns
t _{p2}		\overline{UL} , \overline{VL} , \overline{WL} to U, V, W	—	150	—	ns
t _{d1}	Dead Time (Figure 7)	—	—	250	—	ns
t _{d2}		—	—	250	—	ns
t _{W(min)}	Minimum Pulse Width	Internal charge pump activated	—	—	300	ns
R _{PD1}	FGI Pull Down Resistance	FGI pin	—	100	—	kΩ
R _{PD2}	Input Pull Down Resistance	EN, UH, VH, WH, FGI	—	10	—	kΩ
R _{PD3}	Input Pull Up Resistance	\overline{UL} , \overline{VL} , \overline{WL}	—	10	—	kΩ
V _{OL}	Output Logic Low Voltage	\overline{FAULT} ; 1 mA source current	—	—	0.4	V
V _{OH}	Output Logic High Voltage	\overline{FAULT} ; 1 mA sink current	V _{REG} -0.4	—	—	V
I _{FG}	FG Leakage Current	FGI = "L"; V(FG) = 12 V	—	—	1.0	μA
V _{OL_FG}	FG Output Low Voltage	FGI = "H"; 5 mA source current	—	0.15	0.40	V
Charge Pump						
V _{CP}	Charge Pump Voltage (Figure 9)	—	—	29	—	V
t _{CP_ON}	Charge Pump On Time (Figure 9)	EN from "0" to "1"; V _{CP} rises from 0 V to 0.9 × V _{CP}	—	60	—	μs
t _{CP_OFF}	Charge Pump Off Time (Figure 9)	EN from "1" to "0"; V _{CP} falls from V _{CP} to 0.9 × V _{CP}	—	60	—	μs
Protection						
V _{UVLO+}	V _{CC} Turn On Level	V _{CC} rises	—	—	2.5	V
V _{UVLO-}	V _{CC} Turn Off Level	V _{CC} falls	2.2	—	—	V
I _{OSP}	Output Short-circuit Protection Current	M1, M3 and M5 only	—	3.0	—	A
V _{SNS}	Current Sensing Threshold Value	V _{CL} = 1 V	85	100	115	mV

Note: 1. HS means High Side and LS means Low Side.

2. The operation truth table and timing diagrams are shown below.

EN	UH, VH, WH	\overline{UL} , \overline{VL} , \overline{WL}	U, V, W	V _{REG}	V _{CP}
0	X	X	Z	V _{REG}	V _M - 0.7 V
1	0	0	L	V _{REG}	V _M + 3.8 V
1	0	1	Z	V _{REG}	V _M + 3.8 V
1	1	0	Z	V _{REG}	V _M + 3.8 V
1	1	1	H	V _{REG}	V _M + 3.8 V

X: No care; L: Low; H: High; Z: High impedance




Figure 7. Logic Input/Output Timing Diagram




Figure 8. Output Driver Timing Diagram




Figure 9. Charge Pump Turning On Timing Diagram

I²C Characteristics

Table 27. I²C Characteristics

Symbol	Parameter	Standard Mode		Fast Mode		Fast Plus Mode		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
f _{SCL}	SCL Clock Frequency	—	100	—	400	—	1000	kHz
t _{SCL(H)}	SCL Clock High Time	4.5	—	1.125	—	0.45	—	μs
t _{SCL(L)}	SCL Clock Low Time	4.5	—	1.125	—	0.45	—	μs
t _{FALL}	SCL And SDA Fall Time	—	1.3	—	0.34	—	0.135	μs
t _{RISE}	SCL And SDA Rise Time	—	1.3	—	0.34	—	0.135	μs
t _{SU(SDA)}	SDA Data Setup Time	500	—	125	—	50	—	ns
t _{H(SDA)}	SDA Data Hold Time ⁽⁵⁾	0	—	0	—	0	—	ns
	SDA Data Hold Time ⁽⁶⁾	100	—	100	—	100	—	ns
t _{VD(SDA)}	SDA Data Valid Time	—	1.6	—	0.475	—	0.25	μs
t _{SU(STA)}	START Condition Setup Time	500	—	125	—	50	—	ns
t _{H(STA)}	START Condition Hold Time	0	—	0	—	0	—	ns
t _{SU(STO)}	STOP Condition Setup Time	500	—	125	—	50	—	ns

Note: 1. Data based on characterization results only, not tested in production.

2. To achieve 100 kHz standard mode, the peripheral clock frequency must be higher than 2 MHz.

3. To achieve 400 kHz fast mode, the peripheral clock frequency must be higher than 8 MHz.

4. To achieve 1 MHz fast plus mode, the peripheral clock frequency must be higher than 20 MHz.

5. The above characteristic parameters of the I²C bus timing are based on: COMBFILTEREN = 0 and SEQ-FILTER = 00.

6. The above characteristic parameters of the I²C bus timing are based on: COMBFILTEREN = 1 and SEQ-FILTER = 00.




Figure 10. I²C Timing Diagrams

SPI Characteristics

Table 28. SPI Characteristics

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
SPI Master Mode						
f_{SCK}	SPI Master Output SCK Clock Frequency	Master mode, SPI peripheral clock frequency f_{PCLK}	—	—	$f_{PCLK}/2$	MHz
$t_{SCK(H)}$ $t_{SCK(L)}$	SCK Clock High and Low Time	—	$t_{SCK}/2 - 2$	—	$t_{SCK}/2 + 1$	ns
$t_{V(MO)}$	Data Output Valid Time	—	—	—	5	ns
$t_{H(MO)}$	Data Output Hold Time	—	2	—	—	ns
$t_{SU(MI)}$	Data Input Setup Time	—	5	—	—	ns
$t_{H(MI)}$	Data Input Hold Time	—	5	—	—	ns
SPI Slave Mode						
f_{SCK}	SPI Slave Input SCK Clock Frequency	Slave mode, SPI peripheral clock frequency f_{PCLK}	—	—	$f_{PCLK}/3$	MHz
Duty _{SCK}	SPI Slave Input SCK Clock Duty Cycle	—	30	—	70	%
$t_{SU(SEL)}$	SEL Enable Setup Time	—	$3 t_{PCLK}$	—	—	ns
$t_{H(SEL)}$	SEL Enable Hold Time	—	$2 t_{PCLK}$	—	—	ns
$t_{A(SO)}$	Data Output Access Time	—	—	—	$3 \times t_{PCLK}$	ns
$t_{DIS(SO)}$	Data Output Disable Time	—	—	—	10	ns
$t_{V(SO)}$	Data Output Valid Time	—	—	—	25	ns
$t_{H(SO)}$	Data Output Hold Time	—	15	—	—	ns
$t_{SU(SI)}$	Data Input Setup Time	—	5	—	—	ns
$t_{H(SI)}$	Data Input Hold Time	—	4	—	—	ns

Note: 1. f_{SCK} is SPI output/input clock frequency and $t_{SCK} = 1/f_{SCK}$.

2. f_{PCLK} is SPI peripheral clock frequency and $t_{PCLK} = 1/f_{PCLK}$.




Figure 11. SPI Timing Diagram – SPI Master Mode




Figure 12. SPI Timing Diagram – SPI Slave Mode with CPHA = 1


9 Package Information

Note that the package information provided here is for consultation purposes only. As this information may be updated at regular intervals users are reminded to consult the [Holtek website](#) for the latest version of the [Package/Carton Information](#).

Additional supplementary information with regard to packaging is listed below. Click on the relevant section to be transferred to the relevant website page.

- Package Information (include Outline Dimensions, Product Tape and Reel Specifications)
- The Operation Instruction of Packing Materials
- Carton information

48-pin LQFP-EP (7 mm × 7 mm) Outline Dimensions



Symbol	Dimensions in inch		
	Min.	Nom.	Max.
A		0.354 BSC	
B		0.276 BSC	
C		0.354 BSC	
D		0.276 BSC	
E		0.020 BSC	
D2	0.170	—	0.211
E2	0.170	—	0.211
F	0.007	0.009	0.011
G	0.053	0.055	0.057
H	—	—	0.063
I	0.002	—	0.006
J	0.018	0.024	0.030
K	0.004	—	0.008
α	0°	—	7°

Symbol	Dimensions in mm		
	Min.	Nom.	Max.
A		9.00 BSC	
B		7.00 BSC	
C		9.00 BSC	
D		7.00 BSC	
E		0.50 BSC	
D2	4.31	—	5.36
E2	4.31	—	5.36
F	0.17	0.22	0.27
G	1.35	1.40	1.45
H	—	—	1.60
I	0.05	—	0.15
J	0.45	0.60	0.75
K	0.09	—	0.20
α	0°	—	7°

Copyright© 2024 by HOLTEK SEMICONDUCTOR INC. All Rights Reserved.

The information provided in this document has been produced with reasonable care and attention before publication, however, HOLTEK does not guarantee that the information is completely accurate. The information contained in this publication is provided for reference only and may be superseded by updates. HOLTEK disclaims any expressed, implied or statutory warranties, including but not limited to suitability for commercialization, satisfactory quality, specifications, characteristics, functions, fitness for a particular purpose, and non-infringement of any third-party's rights. HOLTEK disclaims all liability arising from the information and its application. In addition, HOLTEK does not recommend the use of HOLTEK's products where there is a risk of personal hazard due to malfunction or other reasons. HOLTEK hereby declares that it does not authorize the use of these products in life-saving, life-sustaining or safety critical components. Any use of HOLTEK's products in life-saving/sustaining or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold HOLTEK harmless from any damages, claims, suits, or expenses resulting from such use. The information provided in this document, including but not limited to the content, data, examples, materials, graphs, and trademarks, is the intellectual property of HOLTEK (and its licensors, where applicable) and is protected by copyright law and other intellectual property laws. No license, express or implied, to any intellectual property right, is granted by HOLTEK herein. HOLTEK reserves the right to revise the information described in the document at any time without prior notice. For the latest information, please contact us.