

HT36A4 Music Synthesizer 8-Bit MCU

Technical Document

- <u>Tools Information</u>
- FAQs
- <u>Application Note</u>

Features


- Operating voltage: 2.4V~5.0V
- Operating frequency: 3.58MHz~12MHz (typ. 8MHz)
- 8 bidirectional I/O lines
- Two 8-bit programmable timer with 8 stage prescaler
- Watchdog Timer
- Built-in 8-bit MCU with 208×8 bits RAM
- Built-in 32K×16-bit ROM for program/data shared
- Mono output
- High D/A converter resolution: 16 bits
- Polyphonic up to 8 notes
- Independent volume mix can be assigned to each sound component

- Sampling rate of 25kHz as 6.4MHz for system frequency
- Eight-level subroutine nesting
- HALT function and wake-up feature to reduce power consumption
- Bit manipulation instructions
- 16-bit table read instructions
- 63 powerful instructions
- All instructions in 1 or 2 machine cycles
- 16-pin DIP/SOP package

General Description

The HT36A4 is an 8-bit high performance RISC-like microcontroller specifically designed for music applications. It provides an 8-bit MCU and a 8 channel wavetable synthesizer. The program ROM is composed of both program control codes and wavetable voice codes, and can be easily programmed. The HT36A4 has a built-in 8-bit microprocessor which programs the synthesizer to generate the melody by setting the special register from 20H~2AH. A HALT feature is provided to reduce power consumption.

Block Diagram



Rev. 1.10


March 12, 2007



Pin Assignment

PA4	1	0	16	D PA3				
PA5	2		15					
PA6	3		14	DPA1				
PA7 🗆	4		13	DA0				
VSS 🗆	5		12	osc2				
	6		11	OSC1				
	7		10	RES				
TEST 🗆	8		9] AUD				
HT36A4 								
- 1	ווע ס	P-A/3	OP.	A				

Pad Assignment





* The IC substrate should be connected to VSS in the PCB layout artwork.



Pad Coordinates

Unit: µm

Pad No.	х	Y	Pad No.	Х	Y
1	-903.425	1096.250	10	900.650	-994.626
2	-903.425	985.650	11	900.650	-316.774
3	-882.900	-650.050	12	901.625	1006.000
4	-882.900	-776.910	13	901.625	1116.600
5	-831.950	-886.910	14	697.050	1114.025
6	-831.950	-1025.350	15	586.450	1114.025
7	-177.390	-1045.600	16	-588.250	1114.025
8	-65.590	-1045.600	17	-698.850	1114.025
9	900.650	-1107.950			

Pad Description

Pad Name	I/O	Internal Connection	Function
PA0~PA7	I/O	Pull-High or None	Bidirectional 8-bit Input/Output port, wake-up by mask option
VSSA	_	_	Negative power supply of DAC, ground
VSS	_	_	Negative power supply, ground
VDD	_		Positive power supply
VDDA	_		DAC power supply
TEST	_		No connection (open)
AUD	0	_	Audio output for driving a external transistor or for driving HT82V733
RES	Ι	_	Reset input, active low
OSC1 OSC2	I O		OSC1 and OSC2 are connected to an RC network or a crystal (by mask option) for the internal system clock. In the case of RC operation, OSC2 is the output terminal for 1/4 system clock ($f_{OSC2}=f_{OSC}/8$). The system clock may come from the crystal, the two pins cannot be floating.

Absolute Maximum Ratings

Supply Voltage $V_{SS}0.3V$ to $V_{SS}\text{+}5.5V$	Storage Temperature50°C to 125°C
Input Voltage $V_{SS} \mathcal{-0.3V}$ to $V_{DD} \mbox{+0.3V}$	Operating Temperature40°C to $85^{\circ}C^{*}$

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability. * R_{OSC}=Metal resistor or crystal



Ta=25°C

D.C. Characteristics

Symbol	Deremeter		Test Conditions		Turn	Max	l lmit	
Symbol	Parameter	V _{DD}	Conditions	Min.	Тур.	Max.	Unit	
V_{DD}	Operating Voltage	_	_	2.4	3	5	V	
I _{DD}	Operating Current	5V	No load, f _{OSC} =8MHz	_	8	16	mA	
I _{STB}	Standby Current (WDT Disabled)	5V	No load, System HALT	_	1	_	μA	
I _{OL}	I/O Ports Sink Current	5V	V _{OL} =0.5V	9.7	16.2	_	mA	
I _{OH}	I/O Ports Source Current	5V	V _{OH} =4.5V	-5.2	-8.7	_	mA	
I _O	AUD Source Current	5V	V _{OH} =4.5V	_	-5	_	mA	
R _{PH}	Pull-High Resistance of I/O Ports	5V	V _{IL} =0V	11	22	44	kΩ	
V _{IH1}	Input High Voltage for I/O Ports	5V	_	3.5		5	V	
V _{IL1}	Input Low Voltage for I/O Ports	5V	_	0	_	1.5	V	
V _{IH2}	Input High Voltage (RES)	5V	_	_	4	_	V	
V _{IL2}	Input Low Voltage (RES)	5V	_	_	2.5	_	V	

A.C. Characteristics


Ta=25°C


Sympol	Parameter		Test Conditions	Min.	Turn	Max.	Unit	
Symbol	Parameter	V _{DD}	Conditions	win.	Тур.	wax.	Unit	
MCU Inter	face							
f _{OSC}	System Frequency	5V	8MHz crystal	_	8		MHz	
f _{SYS}	System Clock	5V		4	_	8	MHz	
t _{WDT}	Watchdog Time-Out Period (RC)	_	Without WDT prescaler	9	17	35	ms	
t _{RES}	External Reset Low Pulse Width			1			μs	



Characteristics Curves


V vs F Characteristics Curve







R vs F Characteristics Curve



Function Description

Execution Flow

The system clock for the HT36A4 is derived from either a crystal or an RC oscillator. The oscillator frequency divided by 2 is the system clock for the MCU ($f_{OSC}=f_{SYS}\times2$) and it is internally divided into four non-overlapping clocks. One instruction cycle consists of four system clock cycles.

Instruction fetching and execution are pipelined in such a way that a fetch takes one instruction cycle while decoding and execution takes the next instruction cycle. However, the pipelining scheme causes each instruction to effectively execute in one cycle. If an instruction changes the program counter, two cycles are required to complete the instruction.

Program Counter – PC


The 13-bit program counter (PC) controls the sequence in which the instructions stored in program ROM are executed and its contents specify a maximum of 8192 addresses for each bank.

After accessing a program memory word to fetch an instruction code, the contents of the program counter are incremented by one. The program counter then points to the memory word containing the next instruction code.

When executing a jump instruction, conditional skip execution, loading PCL register, subroutine call, initial reset, internal interrupt, external interrupt or return from subroutine, the PC manipulates the program transfer by loading the address corresponding to each instruction.

The conditional skip is activated by instruction. Once the condition is met, the next instruction, fetched during the current instruction execution, is discarded and a dummy cycle replaces it to retrieve the proper instruction. Otherwise proceed with the next instruction.

The lower byte of the program counter (PCL) is a readable and writeable register (06H). Moving data into the PCL performs a short jump. The destination will be



Execution Flow

Rev. 1.10



Mode		Program Counter													
Mode	*14	*13	*12	*11	*10	*9	*8	*7	*6	*5	*4	*3	*2	*1	*0
Initial Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Timer/Event Counter 0 Overflow	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0
Timer/Event Counter 1 Overflow		0	0	0	0	0	0	0	0	0	0	1	1	0	0
Skip						Ρ	rograi	m Coi	unter+	-2					
Loading PCL	PF1	PF0	*12	*11	*10	*9	*8	@7	@6	@5	@4	@3	@2	@1	@0
Jump, Call Branch	PF1	PF0	#12	#11	#10	#9	#8	#7	#6	#5	#4	#3	#2	#1	#0
Return from Subroutine	PF1	PF0	S12	S11	S10	S9	S8	S7	S6	S5	S4	S3	S2	S1	S0

Program Counter

Note: *12~*0: Bits of Program Counter #12~#0: Bits of Instruction Code @7~@0: Bits of PCL

within 256 locations.

Once a control transfer takes place, an additional dummy cycle is required.

Program ROM

HT36A4 provides 15 address lines WA[14:0] to read the Program ROM which is up to 512K bits, and is commonly used for the wavetable voice codes and the program memory. It provides two address types, one type is for program ROM, which is addressed by a bank pointer PF1~0 and a 13-bit program counter PC 12~0; and the other type is for wavetable code, which is addressed by the start address ST10~0. On the program type, WA14~0=PF1~0×2¹³+ PC12~0. On the wave table ROM type, WA15~0=ST10~0×2⁵.

Program Memory – ROM

The program memory is used to store the program instructions which are to be executed. It also contains data, table, and interrupt entries, and is organized into 8192×16 bits, addressed by the bank pointer, program counter and table pointer.

Certain locations in the program memory of each bank are reserved for special usage:

• Location 000H on bank0

This area is reserved for the initialization program. After chip reset, the program always begins execution at location 000H on bank0.

• Location 008H

This area is reserved for the Timer Counter 0 interrupt service program on each bank. If timer interrupt results from a Timer Counter 0 overflow, and if the interrupt is enabled and the stack is not full, the program begins execution at location 008H corresponding to its bank.

Location 00CH

This area is reserved for the Timer Counter 1 interrupt


Rev. 1.10

@7~@0: Bits of PCL S12~S0: Bits of Stack Register PF1~PF0: Bits of Bank Register

service program on each bank. If a timer interrupt results from a Timer Counter 1 overflow, and if the interrupt is enabled and the stack is not full, the program begins execution at location 00CH corresponding to its bank.

Table location

Any location in the ROM space can be used as look-up tables. The instructions TABRDC [m] (the current page, 1 page=256 words) and TABRDL [m] (the last page) transfer the contents of the lower-order byte to the specified data memory, and the higher-order byte to TBLH (08H). Only the destination of the lower-order byte in the table is well-defined, the higher-order byte of the table word are transferred to the TBLH. The Table Higher-order byte register (TBLH) is read only. The Table Pointer (TBLP) is a read/write register (07H), which indicates the table location. Before accessing the table, the location must be placed in TBLP. The TBLH is read only and cannot be restored. If the main routine and the ISR (Interrupt Service Routine) both employ the table read instruction, the contents of the TBLH in the main routine are likely to be changed by the table read instruction used in the ISR. Errors can occur. In this case, using the ta-



Program Memory for Each Bank



Instruction (a)		Table Location													
Instruction(s)	*14	*13	*12	*11	*10	*9	*8	*7	*6	*5	*4	*3	*2	*1	*0
TABRDC [m]	P14	P13	P12	P11	P10	P9	P8	@7	@6	@5	@4	@3	@2	@1	@0
TABRDL [m]	P14	P13	1	1	1	1	1	@7	@6	@5	@4	@3	@2	@1	@0

Table Location

Note: *12~*0: Bits of table location P12~P8: Bits of current Program Counter

ble read instruction in the main routine and the ISR simultaneously should be avoided. However, if the table read instruction has to be applied in both the main routine and the ISR, the interrupt should be disabled prior to the table read instruction. It will not be enabled until the TBLH has been backed up. All table related instructions need 2 cycles to complete the operation. These areas may function as normal program memory depending upon user requirements.

· Bank pointer

The program memory is organized into 4 banks and each bank into 8192×16 bits of program ROM. PF[1~0] is bank pointer. After an instruction has been executed to write data to the PF register to select a different bank, note that the new bank will not be selected immediately. It is not until the following instruction has completed execution that the bank will be actually selected. It should be note that the PF register is write only.

Wavetable ROM

The ST[10~0] is used to defined the start address of each sample on the wavetable and read the waveform data from the location. HT36A4 provides 16 output address lines from WA[15~0], the ST[10~0] is used to locate the major 16 bits i.e. WA[15~5] and the undefined data from WA[4~0] is always set to 00000b. So the start address of each sample have to be located at a multiple of 32. Otherwise, the sample will not be read out correctly because it has a wrong starting code.

Stack Register – Stack

This is a special part of the memory which is used to save the contents of the program counter (PC) only. The stack is organized into 8 levels and is neither part of the data nor part of the program space, and is neither readable nor writeable. The activated level is indexed by the stack pointer (SP) and is neither readable nor writeable. At a subroutine call or interrupt acknowledgment, the contents of the program counter are pushed onto the stack. At the end of a subroutine or an interrupt routine, signaled by a return instruction (RET or RETI), the program counter is restored to its previous value from the stack. After a chip reset, the stack pointer will point to the top of the stack. @7~@0: Bits of table pointer P14~P13: Bits of bank PF1~PF0

If the stack is full and a non-masked interrupt takes place, the interrupt request flag will be recorded but the acknowledgment will be inhibited. When the stack pointer is decremented (by RET or RETI), the interrupt will be serviced. This feature prevents stack overflow allowing the programmer to use the structure more easily. In a similar case, if the stack is full and a CALL is subsequently executed, a stack overflow occurs and the first entry will be lost (only the most recent eight return address are stored).

Data Memory - RAM

The data memory is designed with 256×8 bits. The data memory is divided into three functional groups: special function registers, wavetable function register, and general purpose data memory (208×8). Most of them are read/write, but some are read only.

The unused space before 30H is reserved for future expanded usage and reading these locations will return the result 00H. The general purpose data memory, addressed from 30H to FFH, is used for data and control information under instruction command.

All data memory areas can handle arithmetic, logic, increment, decrement and rotate operations directly. Except for some dedicated bits, each bit in the data memory can be set and reset by the SET [m].i and CLR [m].i instructions, respectively. They are also indirectly accessible through Memory pointer registers (MP0:01H, MP1:03H).

Indirect Addressing Register

Location 00H and 02H are indirect addressing registers that are not physically implemented. Any read/write operation of [00H] and [02H] access data memory pointed to by MP0 (01H) and MP1 (03H) respectively. Reading location 00H or 02H directly will return the result 00H. And writing directly results in no operation.

The function of data movement between two indirect addressing registers, is not supported. The memory pointer registers, MP0 and MP1, are 8-bit register which can be used to access the data memory by combining corresponding indirect addressing registers.



wwHT36A4et4U	.c	om
--------------	----	----

00H	Indirect Addressing Register 0		
01H	MP0		
02H	Indirect Addressing Register 1		
03H	MP1		
04H			
05H	ACC		
06H	PCL		
07H	TBLP		
08H	TBLH		
09H	WDTS		
0AH	STATUS		
0BH	INTC		
осн			
0DH	TMR0L		
0EH	TMR0C	Ì	> Special Purpose
0FH			Data Memroy
10H	TMR1L		
11H	TMR1C		
12H	PA		
13H	PAC		
14H			
15H			
16H			
17H			
18H			
19H			
1AH			
1BH			
1CH		K	
1DH 1EH	DAC High Byte (DAH) DAC Low Byte (DAL)		
1FH	DAC LOW Byle (DAL)		
20H	Channel Number Select (CHAN)		
21H	Frequency Number High Byte (FreqNH)		
22H	Frequency Number Low Byte (FreqNL)		Wavetable
23H	Start Address High Byte (AddrH)		> Function
24H	Start Address Low Byte (AddrL)		Register
25H	Repeat Number High Byte (ReH)		
26H	Repeat Number Low Byte (ReL)		
27H	Volume Control High (VolH)		
28H			
29H			
2AH	Volume Control Low (VolL)		
2BH			
0511			
2FH 30H	General Purpose Data Memory (208 Bytes)		: Unused. Read as "00"
FFH			

RAM Mapping

Accumulator

The accumulator closely relates to ALU operations. It is mapped to location 05H of the data memory and it can operate with immediate data. The data movement between two data memory locations must pass through the accumulator.

Rev. 1.10

This circuit performs 8-bit arithmetic and logic operation. The ALU provides the following functions:

- Arithmetic operations (ADD, ADC, SUB, SBC, DAA)
- Logic operations (AND, OR, XOR, CPL)
- Rotation (RL, RR, RLC, RRC)
- Increment & Decrement (INC, DEC)
- Branch decision (SZ, SNZ, SIZ, SDZ)

The ALU not only saves the results of a data operation but can also change the status register.

Status Register – STATUS

This 8-bit register (0AH) contains the zero flag (Z), carry flag (C), auxiliary carry flag (AC), overflow flag (OV), power down flag (PDF) and Watchdog time-out flag (TO). It also records the status information and controls the operation sequence.

With the exception of the TO and PDF flags, bits in the status register can be altered by instructions like any other register. Any data written into the status register will not change the TO or PDF flags. In addition it should be noted that operations related to the status register may give different results from those intended. The TO and PDF flags can only be changed by system power up, Watchdog Timer overflow, executing the HALT instruction and clearing the Watchdog Timer.

The Z, OV, AC and C flags generally reflect the status of the latest operations.

In addition, on entering the interrupt sequence or executing a subroutine call, the status register will not be automatically pushed onto the stack. If the contents of status are important and the subroutine can corrupt the status register, the programmer must take precautions to save it properly.

Interrupt

The HT36A4 provides two internal Timer Counter interrupts on each bank. The Interrupt Control register (INTC;0BH) contains the interrupt control bits that sets the enable/disable and the interrupt request flags.

Once an interrupt subroutine is serviced, all other interrupts will be blocked (by clearing the EMI bit). This scheme may prevent any further interrupt nesting. Other interrupt requests may occur during this interval but only the interrupt request flag is recorded. If a certain interrupt needs servicing within the service routine, the programmer may set the EMI bit and the corresponding bit of the INTC to allow interrupt nesting. If the stack is full, the interrupt request will not be acknowledged, even if the related interrupt is enabled, until the Stack Pointer is decremented. If immediate service is desired, the stack must be prevented from becoming full.



Bit No.	Label	Function
0	С	C is set if an operation results in a carry during an addition operation or if a borrow does not take place during a subtraction operation; otherwise C is cleared. Also it is affected by a rotate through carry instruction.
1	AC	AC is set if an operation results in a carry out of the low nibbles in addition or no borrow from the high nibble into the low nibble in subtraction; otherwise AC is cleared.
2	Z	Z is set if the result of an arithmetic or logical operation is zero; otherwise Z is cleared.
3	OV	OV is set if an operation results in a carry into the highest-order bit but not a carry out of the high- est-order bit, or vice versa; otherwise OV is cleared.
4	PDF	PDF is cleared by either a system power-up or executing the CLR WDT instruction. PDF is set by executing the HALT instruction.
5	то	TO is cleared by a system power-up or executing the CLR WDT or HALT instruction. TO is set by a WDT time-out.
6~7	_	Unused bit, read as "0"

Status (0AH) Register

All these kinds of interrupt have a wake-up capability. As an interrupt is serviced, a control transfer occurs by pushing the program counter onto the stack and then branching to subroutines at specified locations in the program memory. Only the program counter is pushed onto the stack. If the contents of the register and Status register (STATUS) are altered by the interrupt service program which may corrupt the desired control sequence, then the programmer must save the contents first.

The internal Timer Counter 0 interrupt is initialized by setting the Timer Counter 0 interrupt request flag (T0F; bit 5 of INTC), caused by a Timer Counter 0 overflow. When the interrupt is enabled, and the stack is not full and the T0F bit is set, a subroutine call to location 08H will occur. The related interrupt request flag (T0F) will be reset and the EMI bit cleared to disable further interrupts.

The Timer Counter 1 interrupt is operated in the same manner as Timer Counter 0. The related interrupt control bits ET1I and T1F of the Timer Counter 1 are bit 3 and bit 6 of the INTC respectively.

During the execution of an interrupt subroutine, other interrupt acknowledgments are held until the RETI instruction is executed or the EMI bit and the related interrupt control bit are set to 1 (if the stack is not full). To return from the interrupt subroutine, the RET or RETI instruction may be invoked. RETI will set the EMI bit to enable an interrupt service, but RET will not.

Interrupts occurring in the interval between the rising edges of two consecutive T2 pulses, will be serviced on the latter of the two T2 pulses, if the corresponding interrupts are enabled. In the case of simultaneous requests the priorities in the following table apply. These can be masked by resetting the EMI bit.

Interrupt Source	Priority	Vector
Timer Counter 0 overflow	1	08H
Timer Counter 1 overflow	2	0CH

Once the interrupt request flags (T0F, T1F) are set, they will remain in the INTC register until the interrupts are serviced or cleared by a software instruction. It is recommended that a program does not use the "CALL subroutine" within the interrupt subroutine. Because interrupts often occur in an unpredictable manner or need to be serviced immediately in some applications, if only one stack is left and enabling the interrupt is not well controlled, once the "CALL subroutine" operates in the interrupt subroutine, it may damage the original control sequence.


Oscillator Configuration

The HT36A4 provides two types of oscillator circuit for the system clock, i.e., RC oscillator and crystal oscillator. No matter what type of oscillator, the signal divided by 2 is used for the system clock ($f_{SYS}=f_{OSC}/2$). The HALT mode stops the system oscillator and ignores external signal to conserve power. If the RC oscillator is used, an external resistor between OSC1 and VSS is required, and the range of the resistance should be from $30k\Omega$ to $680k\Omega$. The system clock, divided by 4 (f_{OSC2}= f_{SYS}/4=f_{OSC}/8), is available on OSC2 with pull-high resistor, which can be used to synchronize external logic. The RC oscillator provides the most cost effective solution. However, the frequency of the oscillation may vary with VDD, temperature, and the chip itself due to process variations. It is therefore, not suitable for timing sensitive operations where accurate oscillator frequency is desired.



Bit No.	Label	Function
0	EMI	Controls the Master (Global) interrupt (1=enabled; 0=disabled)
1		Unused bit, read as "0"
2	ET0I	Controls the Timer Counter 0 interrupt (1=enabled; 0=disabled)
3	ET1I	Controls the Timer Counter 1 interrupt (1=enabled; 0=disabled)
4		Unused bit, read as "0"
5	T0F	Internal Timer Counter 0 request flag (1=active; 0=inactive)
6	T1F	Internal Timer Counter 1 request flag (1=active; 0=inactive)
7		Unused bit, read as "0"

INTC (0BH) Register



System Oscillator

On the other hand, if the crystal oscillator is selected, a crystal across OSC1 and OSC2 is needed to provide the feedback and phase shift required for the oscillator, and no other external components are required. A resonator may be connected between OSC1 and OSC2 to replace the crystal and to get a frequency reference, but two external capacitors in OSC1 and OSC2 are required.

The WDT oscillator is a free running on-chip RC oscillator, and no external components are required. Even if the system enters the power down mode, the system clock is stopped, but the WDT oscillator still works with a period of approximately $78\mu s$. The WDT oscillator can be disabled by mask option to conserve power.


Watchdog Timer - WDT

The WDT clock source is implemented by a dedicated RC oscillator (WDT oscillator) or instruction clock (system clock of the MCU divided by 4), determined by mask

options. This timer is designed to prevent a software malfunction or sequence jumping to an unknown location with unpredictable results. The Watchdog Timer can be disabled by mask option. If the Watchdog Timer is disabled, all the executions related to the WDT result in no operation.

Once the internal WDT oscillator (RC oscillator with a period of 78μ s normally) is selected, it is first divided by 256 (8-stages) to get the nominal time-out period of approximately 20ms. This time-out period may vary with temperature, VDD and process variations. By invoking the WDT prescaler, longer time-out periods can be realized. Writing data to WS2, WS1, WS0 (bit 2,1,0 of the WDTS) can give different time-out periods. If WS2, WS1, WS0 all equal to 1, the division ratio is up to 1:128, and the maximum time-out period is 2.6 seconds.

If the WDT oscillator is disabled, the WDT clock may still come from the instruction clock and operate in the same manner except that in the HALT state the WDT may stop counting and lose its protecting purpose. In this situation the logic can only be restarted by external logic. The high nibble and bit 3 of the WDTS are reserved for user defined flags, and the programmer may use these flags to indicate some specified status.



Rev. 1.10



WS2	WS1	WS0	Division Ratio	
0	0	0	1:1	
0	0	1	1:2	
0	1	0	1:4	
0	1	1	1:8	
1	0	0	1:16	
1	0	1	1:32	
1	1	0	1:64	
1	1	1	1:128	

If the device operates in a noisy environment, using the on-chip RC oscillator (WDT OSC) is strongly recommended, since the HALT will stop the system clock.

The WDT overflow under normal operation will initialize a "chip reset" and set the status bit TO. Whereas in the HALT mode, the overflow will initialize a "warm reset" only the program counter and stack pointer are reset to zero. To clear the WDT contents (including the WDT prescaler), 3 methods are implemented; external reset (a low level to RES), software instructions, or a HALT instruction. The software instructions include CLR WDT and the other set - CLR WDT1 and CLR WDT2. Of these two types of instructions, only one can be active depending on the mask option - "CLR WDT times selection option". If the "CLR WDT" is selected (i.e. CLRWDT times equal one), any execution of the CLR WDT instruction will clear the WDT. In case "CLR WDT1" and "CLR WDT2" are chosen (i.e. CLRWDT times equal two), these two instructions must be executed to clear the WDT; otherwise, the WDT may reset the chip because of time-out.

Power Down Operation – HALT

The HALT mode is initialized by a HALT instruction and results in the following...

- The system oscillator will turn off but the WDT oscillator keeps running (If the WDT oscillator is selected).
 Watchdog Timer – WDT
- The contents of the on-chip RAM and registers remain unchanged
- The WDT and WDT prescaler will be cleared and starts to count again (if the clock comes from the WDT oscillator).
- All I/O ports maintain their original status.
- The PDF flag is set and the TO flag is cleared

The system can leave the HALT mode by means of an external reset, an interrupt, an external falling edge signal on port A or a WDT overflow. An external reset causes a device initialization and the WDT overflow performs a "warm reset". By examining the TO and PDF flags, the cause for a chip reset can be determined. The PDF flag is cleared when there is a system power-up or by executing the CLR WDT instruction and it is set when a HALT instruction is executed. The TO flag is set if the WDT time-out occurs, and causes a wake-up that only resets the program counter and stack pointer, the others remain in their original status.

The port A wake-up and interrupt methods can be considered as a continuation of normal execution. Each bit in port A can be independently selected to wake-up the device by mask option. Awakening from an I/O port stimulus, the program will resume execution of the next instruction. If awakening from an interrupt, two sequences may occur. If the related interrupts is disabled or the interrupts is enabled but the stack is full, the program will resume execution at the next instruction. If the interrupt is enabled and the stack is not full, a regular interrupt response takes place.

Once a wake-up event occurs, it takes $1024 t_{SYS}$ (system clock period) to resume to normal operation. In other words, a dummy cycle period will be inserted after the wake-up. If the wake-up results from an interrupt acknowledge, the actual interrupt subroutine will be delayed by one more cycle. If the wake-up results in next instruction execution, this will execute immediately after a dummy period has finished. If an interrupt request flag is set to "1" before entering the HALT mode, the wake-up function of the related interrupt will be disabled.

To minimize power consumption, all I/O pins should be carefully managed before entering the HALT status.

Rev. 1.10



Reset

There are 3 ways in which a reset can occur:

- RES reset during normal operation
- RES reset during HALT
- WDT time-out reset during normal operation


The WDT time-out during HALT is different from other chip reset conditions, since it can perform a "warm reset" that just resets the program counter and stack pointer, leaving the other circuits to maintain their state. Some registers remain unchanged during any other reset conditions. Most registers are reset to the "initial condition" when the reset conditions are met. By examining the PDF and TO flags, the program can distinguish between different "chip resets".

то	PDF	RESET Conditions
0	0	RES reset during power-up
u	u	RES reset during normal operation
0	1	RES wake-up HALT
1	u	WDT time-out during normal operation
1	1	WDT wake-up HALT

Note: "u" stands for unchanged

To guarantee that the system oscillator has started and stabilized, the SST (System Start-up Timer) provides an extra-delay of 1024 system clock pulses during system power up or when the system awakes from a HALT state.


When a system power-up occurs, the SST delay is added during the reset period. But when the reset comes from the $\overline{\text{RES}}$ pin, the SST delay is disabled. Any wake-up from HALT will enable the SST delay.




Reset Circuit

The functional units chip reset status are shown below.

Program Counter	000H
Interrupt	Disable
Prescaler	Clear
WDT	Clear. After master reset, WDT begins counting
Timer Counter (0/1)	Off
Input/output ports	Input mode
Stack Pointer	Points to the top of stack



Reset Timing Chart







Register	Reset (Power On)	WDT Time-out (Normal Operation)	RES Reset (Normal Operation)	RES Reset (HALT)	WDT Time-out (HALT)*
MP0	XXXX XXXX	นนนน นนนน	นนนน นนนน	นนนน นนนน	นนนน นนนน
MP1	XXXX XXXX	นนนน นนนน	นนนน นนนน	นนนน นนนน	นนนน นนนน
ACC	XXXX XXXX	นนนน นนนน	นนนน นนนน	นนนน นนนน	นนนน นนนน
Program Counter	0000H	0000H	0000H	0000H	0000H
TBLP	XXXX XXXX	սսսս սսսս	นนนน นนนน	นนนน นนนน	นนนน นนนน
TBLH	XXXX XXXX	սսսս սսսս	นนนน นนนน	นนนน นนนน	นนนน นนนน
WDTS	0000 0111	0000 0111	0000 0111	0000 0111	นนนน นนนน
STATUS	00 xxxx	1u uuuu	uu uuuu	01 uuuu	11 uuuu
INTC	-00- 00-0	-00- 00-0	-00- 00-0	-00- 00-0	-uu- uu-u
TMR0L	XXXX XXXX	XXXX XXXX	XXXX XXXX	XXXX XXXX	นนนน นนนน
TMR0C	00-0 1000	00-0 1000	00-0 1000	00-0 1000	uu-u uuuu
TMR1L	XXXX XXXX	XXXX XXXX	XXXX XXXX	XXXX XXXX	นนนน นนนน
TMR1C	00-0 1000	00-0 1000	00-0 1000	00-0 1000	uu-u uuuu
PA	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน
PAC	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน
PF	00	00	00	00	uu
DAH	XXXX XXXX	սսսս սսսս	นนนน นนนน	นนนน นนนน	นนนน นนนน
DAL	XXXX XXXX	นนนน นนนน	นนนน นนนน	นนนน นนนน	นนนน นนนน
DAC	00	00	00	00	uu
CHAN	00000	uuuuu	uuuuu	uuuuu	uuuuu
FreqNH	XXXX XXXX	นนนน นนนน	นนนน นนนน	นนนน นนนน	นนนน นนนน
FreqNL	XXXX XXXX	սսսս սսսս	นนนน นนนน	นนนน นนนน	นนนน นนนน
AddrH	xxx	uuu	uuu	uuu	uuu
AddrL	XXXX XXXX	սսսս սսսս	นนนน นนนน	นนนน นนนน	սսսս սսսս
ReH	xxx	uuu	uuu	uuu	uuu
ReL	XXXX XXXX	นนนน นนนน	นนนน นนนน	นนนน นนนน	นนนน นนนน
VolH	XX	uu	uu	uu	uu
VolL	XXXX XXXX	นนนน นนนน	นนนน นนนน	นนนน นนนน	นนนน นนนน

The registers status is summarized in the following table:

Note: "*" stands for warm reset

"u" stands for unchanged

"x" stands for unknown

"-" stands for unused



Timer 0/1

Timer 0 is an 8-bit counter, and its clock source comes from the system clock divided by an 8-stage prescaler. There are one registers related to Timer 0; TMR0L(0DH) and TMR0C(0EH). One physical registers are mapped to TMR0L location; writing TMR0L makes the starting value be placed in the Timer 0 preload register and reading the TMR0 gets the contents of the Timer 0 counter. The TMR0C is a control register, which defines the division ration of the prescaler and counting enable or disable.

Writing data to B2, B1 and B0 (bits 2, 1, 0 of TMR0C) can yield various clock sources.

One the Timer 0 starts counting, it will count from the current contents in the counter to FFH. Once an over-flow occurs, the counter is reloaded from a preload register, and generates an interrupt request flag (T0F; bit 2 of INTCH). To enable the counting operation, the timer On bit (TON; bit 4 of TMR0C) should be set to "1". For proper operation, bit 7 of TMR0C should be set to "1" and bit 3, bit 6 should be set to "0".

There are two registers related to the Timer Counter1; TMR1L(10H), TMR1C(11H). The Timer Counter 1 operates in the same manner as Timer Counter 0.


TN	IR0C/TMR	1C	TOF
B2	B1	В0	IUF
0	0	0	fosc/16
0	0	1	f _{OSC} /32
0	1	0	f _{OSC} /64
0	1	1	f _{OSC} /128
1	0	0	f _{OSC} /256
1	0	1	f _{OSC} /512
1	1	0	f _{OSC} /1024
1	1	1	f _{OSC} /2048

TMR0C Bit 4 to enable/disable timer counting (1=enable; 0=disable)

TMR0C Bit 3, always write "0". TMR0C Bit 5, always write "0".

TMR0C Bit 6, always write "0".


TMR0C Bit 7, always write "1".



Input/Output Ports

There are 8 bidirectional input/output lines labeled PA, which are mapped to the data memory of [12H] respectively. All these I/O ports can be used for input and output operations. For input operation, these ports are non-latching, that is, the inputs must be ready at the T2 rising edge of instruction MOV A,[m] (m=12H). For output operation, all data is latched and remains unchanged until the output latch is rewritten.

Each I/O line has its own control register (PAC) to control the input/output configuration. With this control register, CMOS output or Schmitt trigger input with or without pull-high resistor (mask option) structures can be reconfigured dynamically under software control. To function as an input, the corresponding latch of the control register must write a "1". The pull-high resistance will exhibit automatically if the pull-high option is selected. The input source also depends on the control register. If the control register bit is "1", input will read the pad state. If the control register bit is "0", the contents of the latches will move to the internal bus. The latter is possible in "read-modify-write" instruction. For output function, CMOS is the only configuration. These control registers are mapped to locations 13H.





After a chip reset, these input/output lines remain at high levels or floating (mask option). Each bit of these input/output latches can be set or cleared by the SET [m].i or CLR [m].i (m=12H) instruction.

Some instructions first input data and then follow the output operations. For example, the SET [m].i, CLR

[m].i, CPL [m] and CPLA [m] instructions read the entire port states into the CPU, execute the defined operations (bit-operation), and then write the results back to the latches or the accumulator.

Each line of port A has the capability to wake-up the device.

8 Channel Wavetable Synthesizer

Wavetable Function Memory Mapping

Special Register for Wavetable Synthesizer									
RAM	B7	B6	B5	B4	B3	B2	B1	В0	
1DH	DA15	DA14	DA13	DA12	DA11	DA10	DA9	DA8	
1EH	DA7	DA6	DA5	DA4	DA3	DA2	DA1	DA0	
1FH							DAON	SELW	
20H	VM	FR				CH2	CH1	CH0	
21H	BL3	BL2	BL1	BL0	FR11	FR10	FR9	FR8	
22H	FR7	FR6	FR5	FR4	FR3	FR2	FR1	FR0	
23H						ST10	ST9	ST8	
24H	ST7	ST6	ST5	ST4	ST3	ST2	ST1	ST0	
25H	WBS						RE9	RE8	
26H	RE7	RE6	RE5	RE4	RE3	RE2	RE1	RE0	
27H							VR9	VR8	
2AH	VR7	VR6	VR5	VR4	VR3	VR2	VR1	VR0	

Wavetable Function Register Table

Register Name	Register Function	В7	B6	B5	В4	В3	B2	B1	В0
1DH	DAC high byte (no default value)	DA15	DA14	DA13	DA12	DA11	DA10	DA9	DA8
1EH	DAC low byte (no default value)	DA7	DA6	DA5	DA4	DA3	DA2	DA1	DA0
1FH	DAON=1: DAC ON DAON=0: DAC OFF (default) SELW=1: DAC data from wavetable SELW=0: DAC data from MCU							DAON	SELW
20H	Channel Number Selection						CH2	CH1	CH0
20H	Change Parameter Selection	VM	FR						
21H	Block Number Selection	BL3	BL2	BL1	BL0				
21H						FR11	FR10	FR9	FR8
22H	Frequency Number Selection	FR7	FR6	FR5	FR4	FR3	FR2	FR1	FR0
23H	Other Address Only from						ST10	ST9	ST8
24H	Start Address Selection	ST7	ST6	ST5	ST4	ST3	ST2	ST1	ST0
25H	Waveform Format Selection	WBS							
25H	Den est Number Calestian							RE9	RE8
26H	Repeat Number Selection		RE6	RE5	RE4	RE3	RE2	RE1	RE0
27H								VR9	VR8
2AH	Volume Controller	VR7	VR6	VR5	VR4	VR3	VR2	VR1	VR0



• CH[2~0] channel number selection

The HT36A4 has a built-in 8 output channels and CH[2~0] is used to define which channel is selected. When this register is written to, the wavetable synthesizer will automatically output the dedicated PCM code. So this register is also used as a start playing key and it has to be written to after all the other wavetable function registers are already defined.

Change parameter selection

These two bits, VM and FR, are used to define which register will be updated on this selected channel. There are two modes that can be selected to reduce the process of setting the register. Please refer to the statements of the following table:

VM	FR	Function
0	0	Update all the parameter
0	1	Only update the frequency number
1	0	Only update the volume

Output frequency definition

The data on BL[$3\sim0$] and FR[$11\sim0$] are used to define the output speed of the PCM file, i.e. it can be used to generate the tone scale. When the FR[11:0] is 800H and BL[3:0] is 6H, each sample data of the PCM code will be sent out sequentially.

When the f_{OSC} is 6.4MHz, the formula of a tone frequency is:

 $f_{OUT} = f_{RECORD} \times \frac{25 \text{kHz}}{\text{SR}} \times \frac{\text{FR} [11 \sim 0]}{2^{(17 - \text{BL} [3 \sim 0])}}$

where f_{OUT} is the output signal frequency, f_{RECORD} and SR is the frequency and sampling rate on the sample code, respectively.

So if a voice code of C3 has been recorded which has the f_{RECORD} of 261Hz and the SR of 11025Hz, the tone frequency (f_{OUT}) of G3: f_{OUT} =98Hz.

Can be obtained by using the fomula:

 $98Hz=261Hz\times\frac{25kHz}{11025Hz}\times\frac{FR[11\sim0]}{2^{(17-BL[3\sim0])}}$

A pair of the values FR[11~0] and BL[3~0] can be determined when the $f_{\rm OSC}$ is 6.4MHz.

Start address definition

The HT36A4 provides two address types for extended use, one is the program ROM address which is program counter corresponding with PF value, the other is the start address of the PCM code.


The ST[10~0] is used to define the start address of each PCM code and reads the waveform data from this location. The HT36A4 provides 16 input data lines from WA[15~0], the ST[10~0] is used to locate the major 11 bits i.e. WA[15~5] and the undefined data from WA[4~0] is always set as 00000b. In other words, the WA[15~0]=ST[10~0]×2⁵. So each PCM code has to be located at a multiple of 32. Otherwise, the PCM code will not be read out correctly because it has a wrong start code.

• Waveform format definition

The HT36A4 accepts two waveform formats to ensure a more economical data space. WBS is used to define the sample format of each PCM code.

- WBS=0 means the sample format is 8-bit
- · WBS=1 means the sample format is 12-bit

The 12-bit sample format allocates location to each sample data. Please refer to the waveform format statement as shown below.



Note: "1H" High Nibble "1M" Middle Nibble "1L" Low Nibble

Waveform Format

• Repeat number definition

The repeat number is used to define the address which is the repeat point of the sample. When the repeat number is defined, it will be output from the start code to the end code once and always output the range between the repeat address to the end code (80H) until the volume become close.

The RE[9~0] is used to calculate the repeat address of the PCM code. The process for setting the RE[9~0] is to write the 2's complement of the repeat length to RE[9~0], with the highest carry ignored. The HT36A4 will get the repeat address by adding the RE[9~0] to the address of the end code, then jump to the address to repeat this range.

Volume control

The HT36A4 provides the volume control independently. The volume are controlled by VR[9~0] respectively. The chip provides 1024 levels of controllable volume, the 000H is the maximum and 3FFH is the minimum output volume.

• The PCM code definition

The HT36A4 can only solve the voice format of the signed 8-bit raw PCM. And the MCU will take the voice code 80H as the end code.


So each PCM code section must be ended with the end code 80H.




Mask Option

No.	Mask Option	Function
1	WDT source	On-chip RC/Instruction clock/ disable WDT
2	CLRWDT times	One time, two times (CLR WDT1/WDT2)
3	Wake-up	PA
4	Pull-High	PA input
5	OSC mode	Crystal or Resistor type

Application Circuits







Instruction Set Summary

Mnemonic	Description	Instruction Cycle	Flag Affected
Arithmetic			
ADD A,[m] ADD A,[m] ADD A,x ADC A,[m] ADCM A,[m] SUB A,x SUB A,[m] SUBM A,[m] SBC A,[m] SBCM A,[m] DAA [m]	Add data memory to ACC Add ACC to data memory Add immediate data to ACC Add data memory to ACC with carry Add ACC to data memory with carry Subtract immediate data from ACC Subtract data memory from ACC Subtract data memory from ACC with result in data memory Subtract data memory from ACC with carry Subtract data memory from ACC with carry Subtract data memory from ACC with carry Subtract data memory from ACC with carry and result in data memory Decimal adjust ACC for addition with result in data memory	$ \begin{array}{c} 1 \\ 1^{(1)} \\ 1 \\ 1^{(1)} \\ 1 \\ 1^{(1)} \\ 1^{(1)$	Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV C
Logic Operati	on		
AND A,[m] OR A,[m] XOR A,[m] ANDM A,[m] ORM A,[m] XORM A,[m] AND A,x OR A,x VOR A,x CPL [m] CPLA [m]	AND data memory to ACC OR data memory to ACC Exclusive-OR data memory to ACC AND ACC to data memory OR ACC to data memory Exclusive-OR ACC to data memory AND immediate data to ACC OR immediate data to ACC Exclusive-OR immediate data to ACC Complement data memory Complement data memory with result in ACC	$ \begin{array}{c} 1 \\ 1 \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1$	Z Z Z Z Z Z Z Z Z Z Z Z
Increment & D			
INCA [m] INC [m] DECA [m] DEC [m]	Increment data memory with result in ACC Increment data memory Decrement data memory with result in ACC Decrement data memory	1 1 ⁽¹⁾ 1 1 ⁽¹⁾	Z Z Z Z
Rotate			
RRA [m] RR [m] RRCA [m] RRC [m] RLA [m] RLCA [m] RLCC [m]	Rotate data memory right with result in ACC Rotate data memory right Rotate data memory right through carry with result in ACC Rotate data memory right through carry Rotate data memory left with result in ACC Rotate data memory left Rotate data memory left Rotate data memory left through carry with result in ACC Rotate data memory left through carry	$ \begin{array}{c} 1\\ 1^{(1)}\\ 1\\ 1^{(1)}\\ 1\\ 1^{(1)}\\ 1\\ 1^{(1)} \end{array} $	None C C None None C C
Data Move			
MOV A,[m] MOV [m],A MOV A,x	Move data memory to ACC Move ACC to data memory Move immediate data to ACC	1 1 ⁽¹⁾ 1	None None None
Bit Operation		. (4)	
CLR [m].i SET [m].i	Clear bit of data memory Set bit of data memory	1 ⁽¹⁾ 1 ⁽¹⁾	None None



Mnemonic	Description	Instruction Cycle	Flag Affected
Branch			
JMP addr	Jump unconditionally	2	None
SZ [m]	Skip if data memory is zero	1 ⁽²⁾	None
SZA [m]	Skip if data memory is zero with data movement to ACC	1 ⁽²⁾	None
SZ [m].i	Skip if bit i of data memory is zero	1 ⁽²⁾	None
SNZ [m].i	Skip if bit i of data memory is not zero	1 ⁽²⁾	None
SIZ [m]	Skip if increment data memory is zero	1 ⁽³⁾	None
SDZ [m]	Skip if decrement data memory is zero	1 ⁽³⁾	None
SIZA [m]	Skip if increment data memory is zero with result in ACC	1 ⁽²⁾	None
SDZA [m]	Skip if decrement data memory is zero with result in ACC	1 ⁽²⁾	None
CALL addr	Subroutine call	2	None
RET	Return from subroutine	2	None
RET A,x	Return from subroutine and load immediate data to ACC	2	None
RETI	Return from interrupt	2	None
Table Read			
TABRDC [m]	Read ROM code (current page) to data memory and TBLH	2 ⁽¹⁾	None
TABRDL [m]	Read ROM code (last page) to data memory and TBLH	2 ⁽¹⁾	None
Miscellaneous	5		
NOP	No operation	1	None
CLR [m]	Clear data memory	1 ⁽¹⁾	None
SET [m]	Set data memory	1 ⁽¹⁾	None
CLR WDT	Clear Watchdog Timer	1	TO,PDF
CLR WDT1	Pre-clear Watchdog Timer	1	TO ⁽⁴⁾ ,PDF ⁽⁴⁾
CLR WDT2	Pre-clear Watchdog Timer	1	TO ⁽⁴⁾ ,PDF ⁽⁴⁾
SWAP [m]	Swap nibbles of data memory	1 ⁽¹⁾	None
SWAPA [m]	Swap nibbles of data memory with result in ACC	1	None
HALT	Enter power down mode	1	TO,PDF

Note: x: Immediate data

m: Data memory address

A: Accumulator

i: 0~7 number of bits

addr: Program memory address

 ${\bf \sqrt{:}}$ Flag is affected

-: Flag is not affected

⁽¹⁾: If a loading to the PCL register occurs, the execution cycle of instructions will be delayed for one more cycle (four system clocks).

⁽²⁾: If a skipping to the next instruction occurs, the execution cycle of instructions will be delayed for one more cycle (four system clocks). Otherwise the original instruction cycle is unchanged.

(3): (1) and (2)

⁽⁴⁾: The flags may be affected by the execution status. If the Watchdog Timer is cleared by executing the CLR WDT1 or CLR WDT2 instruction, the TO and PDF are cleared. Otherwise the TO and PDF flags remain unchanged.



Instruction Definition

ADC A,[m]	Add data	memory a	nd carry to	the accu	mulator	
Description	The conte	ents of the	specified	data mem	ory, accum ccumulato	
Operation	$ACC \leftarrow A$	CC+[m]+0	C			
Affected flag(s)						
	ТО	PDF	OV	Z	AC	С
		—	\checkmark	\checkmark	\checkmark	\checkmark
ADCM A,[m]	Add the a	ccumulato	or and carr	y to data r	nemory	
Description			•		ory, accum pecified da	
Operation	[m] ← AC	C+[m]+C				
Affected flag(s)						
	ТО	PDF	OV	Z	AC	С
			\checkmark	\checkmark	\checkmark	
ADD A,[m]	Add data	memory to	o the accu	mulator		
Description		ents of the	specified		ory and the	e accumu
Operation	$ACC \leftarrow A$	CC+[m]				
Affected flag(s)						
	ТО	PDF	OV	Z	AC	С
			\checkmark	\checkmark	\checkmark	\checkmark
ADD A,x	Add imme	ediate data	a to the ac	cumulator		
Description	The conte accumula		accumulat	or and the	specified	data are a
Operation	$ACC \leftarrow A$	CC+x				
Affected flag(s)						
	ТО	PDF	OV	Z	AC	С
		—	\checkmark	\checkmark	\checkmark	
ADDM A,[m]	Add the a	ccumulato	or to the da	ata memor	У	
Description	The conte stored in t			data mem	ory and the	e accumu
Operation	[m] ← AC	C+[m]				
Affected flag(s)						
	то	PDF	OV	Z	AC	С
			\checkmark	\checkmark	\checkmark	
	L					



AND A,[m]	Logical Al	ND accum	ulator with	ı data men	nory	
Description			ator and th s stored in	-		mory perfo
Operation	$ACC \leftarrow A$	CC "AND	" [m]			
Affected flag(s)						
	то	PDF	OV	Z	AC	С
		—		\checkmark	_	_
AND A,x	Logical Al	ND immed	liate data t	o the accu	ımulator	
Description	Data in th	e accumu	lator and th in the accu	he specifie		rform a bi
Operation	$ACC \leftarrow A$	CC "AND	″ x			
Affected flag(s)						
	ТО	PDF	OV	Z	AC	С
				\checkmark		_
ANDM A,[m] Description	-		nemory wit I data merr			lator perfe
Description		-	s stored in	•		
Operation	[m] ← AC	C "AND"	[m]			
Affected flag(s)						
	ТО	PDF	OV	Z	AC	С
	—	—	—	\checkmark		_
CALL addr	Subroutin	e call				
Description	program of this onto the second second	ounter inc the stack.	onditionally rements of The indica at this add	nce to obta ated addre	ain the add	ress of the
Operation	Stack ← I Program (•				
Affected flag(s)						
	то	PDF	OV	Z	AC	С
						_
CLR [m]	Clear data	a memory				
Description			specified (data mem	ory are cle	ared to 0
Operation	[m] ← 00ł				-	
Affected flag(s)	[] (50					
	то	PDF	OV	Z	AC	С
						_
	L		1			1



	Clear bit o	of data me	mory			
Description	The bit i o	f the spec	ified data r	nemory is	cleared to	0.
Operation	[m].i ← 0					
Affected flag(s)						
	ТО	PDF	OV	Z	AC	С
			—			
CLR WDT	Clear Wat	chdog Tin	ner			
Description	The WDT cleared.	is cleared	(clears the	WDT). T	ne power d	lown bit (F
Operation	WDT $\leftarrow 0^{\circ}$ PDF and $\overline{}$					
Affected flag(s)						
	ТО	PDF	OV	Z	AC	С
	0	0	—		_	
CLR WDT1	Preclear V	Vatchdog	Timer			
Description	of this inst plies this i	ruction wit nstruction	NDT2, clea hout the ot has been	her precle	ar instruct	ion just se
Operation	WDT $\leftarrow 0$ PDF and ⁻					
Affected flag(s)						
	TO	PDF	OV	Z	AC	С
	0*	PDF 0*	OV			C
CLR WDT2		0*			AC	с —
CLR WDT2 Description	0* Preclear V Together v of this inst	0* Vatchdog vith CLR \ truction wi		 ars the WI other prec	 DT. PDF ar	
	0* Preclear V Together v of this inst	0* Vatchdog vith CLR \ truction wi nstruction	Timer NDT1, clea	 ars the WI other prec	 DT. PDF ar	
Description	0* Preclear V Together v of this inst plies this i WDT ← 0	0* Vatchdog vith CLR \ truction wi nstruction	Timer NDT1, clea	 ars the WI other prec	 DT. PDF ar	
Description	0* Preclear V Together v of this inst plies this i WDT ← 0	0* Vatchdog vith CLR \ truction wi nstruction	Timer NDT1, clea	 ars the WI other prec	 DT. PDF ar	
Description	0* Preclear V Together v of this inst plies this i WDT ← 0 PDF and	0^* Vatchdog vith CLR \ truction wi nstruction 0H* TO $\leftarrow 0^*$	Timer WDT1, clea ithout the o has been	ars the WI other prec	DT. PDF and the Transformed th	nd TO are ction, set O and PD
Description	0^* Preclear V Together v of this inst plies this i WDT $\leftarrow 0$ PDF and $^-$ TO	0^* Vatchdog vith CLR V truction winstruction 0H* $\Gamma O \leftarrow 0^*$ <u>PDF</u> 0*	Timer NDT1, clea ithout the o has been OV	ars the WI other prec	DT. PDF and the Transformed th	nd TO are ction, set O and PD
Description Operation Affected flag(s)	0* Preclear V Together v of this inst plies this i WDT ← 0 PDF and T TO 0* Complement Each bit o	0^* Vatchdog vith CLR V iruction wi nstruction $0H^*$ $FO \leftarrow 0^*$ <u>PDF</u> 0^* ent data m f the spec	Timer NDT1, clea ithout the o has been OV	ars the WI other prece executed Z 	DT. PDF and lear instrue and the Tree AC	nd TO are ction, set O and PE C C complem
Description Operation Affected flag(s)	0* Preclear V Together v of this inst plies this i WDT ← 0 PDF and T TO 0* Complement Each bit o	0^* Vatchdog vith CLR V iruction wi nstruction $0H^*$ $FO \leftarrow 0^*$ <u>PDF</u> 0^* ent data m f the spec	Timer NDT1, clea ithout the o has been OV OV	ars the WI other prece executed Z 	DT. PDF and lear instrue and the Tree AC	nd TO are ction, set O and PE C C complem
Description Operation Affected flag(s) CPL [m] Description	0^* Preclear V Together v of this inst plies this i WDT ← 0 PDF and $-$ TO 0^* Complement Each bit of which previous	0^* Vatchdog vith CLR V iruction wi nstruction $0H^*$ $FO \leftarrow 0^*$ <u>PDF</u> 0^* ent data m f the spec	Timer NDT1, clea ithout the o has been OV OV	ars the WI other prece executed Z 	DT. PDF and lear instrue and the Tree AC	nd TO are ction, set O and PE C C complem
Description Operation Affected flag(s) CPL [m] Description Operation	0^* Preclear V Together v of this inst plies this i WDT ← 0 PDF and $-$ TO 0^* Complement Each bit of which previous	0^* Vatchdog vith CLR V iruction wi nstruction $0H^*$ $FO \leftarrow 0^*$ <u>PDF</u> 0^* ent data m f the spec	Timer NDT1, clea ithout the o has been OV OV	ars the WI other prece executed Z 	DT. PDF and lear instrue and the Tree AC	nd TO are ction, set O and PE C C complem



CPLA [m]	Complem	ent data n	nemory an	d place re	sult in the	accumula	tor	
Description	which pre	viously co	ntained a 1	are chang	ged to 0 an	id vice-ver	sa. The comp	mplement). B plemented res unchanged.
Operation	ACC ← [n]						
Affected flag(s)							1	
	ТО	PDF	OV	Z	AC	С	-	
				\checkmark	_	_		
DAA [m]	Decimal-	Adjust acc	umulator fo	or addition	I			
Description	lator is di carry (AC justment carry (AC	vided into 1) will be d s done by or C) is se	two nibbles lone if the l adding 6 to	s. Each ni ow nibble o the origir e the origir	bble is adj of the accu nal value if nal value r	usted to th umulator is the origin emains un	ne BCD code greater than al value is gro changed. Th	le. The accum and an interr 9. The BCD a eater than 9 o e result is stor
Operation	then [m]. else [m]. and If ACC.7~ then [m].7	6~[m].0 ← ACC.4+A 7~[m].4 ←	or AC=1 (ACC.3~A (ACC.3~A C1 >9 or C ACC.7~A ACC.7~A	CC.0), AC =1 CC.4+6+A	C1=0 C1,C=1			
		[111]. + 、			,00			
Affected flag(s)		[11].4 (,0 0		1	
Affected flag(s)	TO	PDF	OV	Z	AC	С		
Affected flag(s)						C V		
		PDF	OV					
Affected flag(s) DEC [m] Description	TO — Decreme	PDF —	OV	Z 	AC	\checkmark		
DEC [m]	TO — Decreme Data in th	PDF — nt data me e specifie	OV —	Z 	AC	\checkmark]	
DEC [m] Description	TO — Decreme	PDF — nt data me e specifie	OV —	Z 	AC	\checkmark		
DEC [m] Description Operation	TO — Decreme Data in th	PDF — nt data me e specifie	OV —	Z 	AC	\checkmark]	
DEC [m] Description Operation	TO — Decreme Data in th [m] ← [m]	PDF — nt data me le specifie –1	OV — emory d data mer	Z — mory is de	AC — cremented	√ d by 1.		
DEC [m] Description Operation Affected flag(s)	TO — Decreme Data in th [m] ← [m] TO —	PDF 	OV — emory d data mer OV —	Z mory is de Z V	AC — cremented AC —	√ d by 1. C]]]	
DEC [m] Description Operation	TO — Decreme Data in th [m] ← [m] TO — Decreme Data in th	PDF 	OV — emory d data mer OV — emory and	Z mory is de Z √ place resu	AC — cremented AC — ult in the a remented	√ d by 1. C — ccumulato by 1, leavi		n the accumu
DEC [m] Description Operation Affected flag(s)	TO — Decreme Data in th [m] ← [m] TO — Decreme Data in th	PDF 	OV emory d data mer OV OV emory and d data merr	Z mory is de Z √ place resu	AC — cremented AC — ult in the a remented	√ d by 1. C — ccumulato by 1, leavi		n the accumu
DEC [m] Description Operation Affected flag(s) DECA [m] Description	TO — Decreme Data in th [m] ← [m] TO — Decreme Data in th tor. The c	PDF 	OV emory d data mer OV OV emory and d data merr	Z mory is de Z √ place resu	AC — cremented AC — ult in the a remented	√ d by 1. C — ccumulato by 1, leavi		n the accumu
DEC [m] Description Operation Affected flag(s) DECA [m] Description Operation	TO — Decreme Data in th [m] ← [m] TO — Decreme Data in th tor. The c	PDF 	OV emory d data mer OV OV emory and d data merr	Z mory is de Z √ place resu	AC — cremented AC — ult in the a remented	√ d by 1. C — ccumulato by 1, leavi		n the accumu



HALT	Enter pow	ver down r	node			
Description	the RAM a	and registe	os program ers are reta the WDT t	ained. The	WDT and	prescaler
Operation	Program (PDF \leftarrow 1 TO \leftarrow 0	Counter ←	- Program	Counter+	1	
Affected flag(s)						
	то	PDF	OV	Z	AC	C
	0	1				
INC [m]	Increment	t data mer	nory			
Description	Data in th	e specifie	d data mer	mory is inc	remented	by 1
Operation	[m] ← [m]	+1				
Affected flag(s)						
	то	PDF	OV	Z	AC	С
		—		\checkmark		_
INCA [m]			nory and p			
Description		•	l data men the data n	,		
Operation	$ACC \gets [r$	n]+1				
Affected flag(s)	[
	ТО	PDF	OV	Z	AC	C
		—	—	\checkmark	_	_
JMP addr	Directly ju	mp				
Description			er are repla this destir		he directly	-specified
Operation	Program	Counter ←	-addr			
Affected flag(s)	[
	ТО	PDF	OV	Z	AC	С
		—	—	_	_	_
MOV A,[m]	Move data	a memory	to the acc	umulator		
Description			specified		ory are co	pied to the
Operation	$ACC \leftarrow [r]$	n]				
Affected flag(s)						
· · ·	то	PDF	OV	Z	AC	С
		_	_	_	_	_



MOV A,x	Move imm	iediate da		scumulato	ſ			
Description	The 8-bit of	data speci	fied by the	code is lo	aded into	the accu	nulator.	
Operation	$ACC \gets x$							
Affected flag(s)							Г	
	ТО	PDF	OV	Z	AC	С	_	
	—		—		_			
MOV [m],A	Move the	accumula	tor to data	memory				
Description	The conte memories		accumulat	or are cop	ied to the	specified	data memory	(one of the c
Operation	[m] ←ACC	;						
Affected flag(s)							7	
	ТО	PDF	OV	Z	AC	С	_	
	_		—					
NOP	No operati	on						
Description	No operati	ion is perf	ormed. Ex	ecution co	ntinues w	ith the ne	xt instruction.	
Operation	Program C	Counter ←	- Program	Counter+	l			
Affected flag(s)							7	
	то	PDF	OV	Z	AC	С		
	_	—	—					
OR A,[m]	Logical OF	 R accumu	lator with c	 data memo				
OR A,[m] Description		e accumu	lator and th	ne specifie	ed data me		e of the data	
	Data in the form a bit	e accumu vise logica	lator and th al_OR ope	ne specifie	ed data me		e of the data	
Description	Data in the	e accumu vise logica	lator and th al_OR ope	ne specifie	ed data me			
Description	Data in the form a bitv	e accumu vise logica	lator and th al_OR ope	ne specifie	ed data me			
Description	Data in the form a bit $ACC \leftarrow AC$	e accumu vise logica CC ″OR″	lator and th al_OR ope [m]	ne specifie ration. The	ed data me e result is	stored in		
Description	Data in the form a bit $ACC \leftarrow AC$	e accumu vise logica CC "OR" PDF	lator and th al_OR ope [m] OV	ne specifie ration. The Z √	AC	stored in		
Description Operation Affected flag(s)	Data in the form a bitv ACC ← At TO Logical Of	e accumu vise logica CC "OR" PDF — R immedia e accumu	lator and th al_OR ope [m] OV 	ne specifi∉ ration. The Z √ the accun he specifi	AC	C		tor.
Description Operation Affected flag(s) OR A,x	Data in the form a bitw ACC ← Ad TO Logical Of Data in the	e accumu vise logica CC "OR" PDF — R immedia e accumu is stored	lator and th al_OR ope [m] OV 	ne specifi∉ ration. The Z √ the accun he specifi	AC	C	the accumula	tor.
Description Operation Affected flag(s) OR A,x Description	Data in the form a bitw ACC ← At TO Logical OF Data in the The result	e accumu vise logica CC "OR" PDF — R immedia e accumu is stored	lator and th al_OR ope [m] OV 	ne specifi∉ ration. The Z √ the accun he specifi	AC	C	the accumula	tor.
Description Operation Affected flag(s) OR A,x Description Operation	Data in the form a bitw ACC ← At TO Logical OF Data in the The result	e accumu vise logica CC "OR" PDF — R immedia e accumu is stored	lator and th al_OR ope [m] OV 	ne specifi∉ ration. The Z √ the accun he specifi	AC	C	the accumula	tor.
Description Operation Affected flag(s) OR A,x Description Operation	Data in the form a bitw ACC \leftarrow AC TO Logical OF Data in the The result ACC \leftarrow AC	e accumu vise logica CC "OR" PDF — R immedia e accumu is stored CC "OR"	lator and the al_OR ope [m] OV OV ate data to lator and the accurst of the accurs	ne specific ration. The Z √ the accun he specifi umulator.	AC A	C C erform a l	the accumula	tor.
Description Operation Affected flag(s) OR A,x Description Operation Affected flag(s)	Data in the form a bitw $ACC \leftarrow AC$ TO $$ $Logical OF$ Data in the result $ACC \leftarrow AC$ TO $$	e accumu vise logica CC "OR" PDF — R immedia e accumu is stored CC "OR" PDF —	lator and the al_OR ope [m] OV OV ate data to lator and the accurate of the ac	the specific ration. The Z the accun he specifi umulator. Z 	AC AC AC AC AC	C C erform a l	the accumula	tor.
Description Operation Affected flag(s) OR A,x Description Operation	Data in the form a bitw $ACC \leftarrow AC$ TO Logical OF Data in the The result $ACC \leftarrow AC$ TO TO Logical OF	e accumu vise logica CC "OR" PDF — R immedia e accumu is stored CC "OR" PDF — R data me	lator and the al_OR ope [m] OV OV ate data to lator and the accurate of the ac	the accun z the accun he specifi unulator. z the accun	AC AC AC AC AC AC AC AC AC AC AC	C C erform a l C	the accumula	tor.
Description Operation Affected flag(s) OR A,x Description Operation Affected flag(s) ORM A,[m]	Data in the form a bitw $ACC \leftarrow AC$ TO Logical OF Data in the The result $ACC \leftarrow AC$ TO TO Logical OF	e accumu vise logica CC "OR" PDF — R immedia e accumu is stored CC "OR" PDF — R data me e data me	lator and the al_OR ope [m] OV OV ate data to lator and the accurate of the ac	the accun ration. The Z the accun he specifi umulator. Z the accun e of the o	AC	C C C C C C C C C C C C C C C C C C C	the accumula	tor.
Description Operation Affected flag(s) OR A,x Description Operation Affected flag(s) ORM A,[m]	Data in the form a bitw $ACC \leftarrow AC$ TO Logical OF Data in the The result $ACC \leftarrow AC$ TO Logical OF Data in the Logical OF Data in the	e accumu vise logica CC "OR" PDF — R immedia e accumu is stored CC "OR" PDF — R data me e data me jical_OR o	lator and the al_OR operation. The accuracy with a comparation. The accuracy of the accuracy o	the accun ration. The Z the accun he specifi umulator. Z the accun e of the o	AC	C C C C C C C C C C C C C C C C C C C	the accumula	tor.
Description Operation Affected flag(s) OR A,x Description Operation Affected flag(s) ORM A,[m] Description	Data in the form a bitwise log	e accumu vise logica CC "OR" PDF — R immedia e accumu is stored CC "OR" PDF — R data me e data me jical_OR o	lator and the al_OR operation. The accuracy with a comparation. The accuracy of the accuracy o	the accun ration. The Z the accun he specifi umulator. Z the accun e of the o	AC	C C C C C C C C C C C C C C C C C C C	the accumula	tor.
Description Operation Affected flag(s) OR A,x Description Operation Affected flag(s) ORM A,[m] Description Operation	Data in the form a bitwise log	e accumu vise logica CC "OR" PDF — R immedia e accumu is stored CC "OR" PDF — R data me e data me jical_OR o	lator and the al_OR operation. The accuracy with a comparation. The accuracy of the accuracy o	the accun ration. The Z the accun he specifi umulator. Z the accun e of the o	AC	C C C C C C C C C C C C C C C C C C C	the accumula	tor.



Description The program counter is restored from the stack. This is a 2- Operation Program Counter ← Stack
Operation Program Counter ← Stack
Affected flag(s)
TO PDF OV Z AC C
RET A,x Return and place immediate data in the accumulator
Description The program counter is restored from the stack and the accur fied 8-bit immediate data.
Operation Program Counter
$ACC \leftarrow x$
Affected flag(s)
TO PDF OV Z AC C
RETI Return from interrupt
Description The program counter is restored from the stack, and interrup EMI bit. EMI is the enable master (global) interrupt bit.
Operation Program Counter ← Stack
EMI ← 1
Affected flag(s)
TO PDF OV Z AC C
RL [m] Rotate data memory left
Description The contents of the specified data memory are rotated 1 bit le
Operation $[m].(i+1) \leftarrow [m].i; [m].i:bit i of the data memory (i=0~6)$ $[m].0 \leftarrow [m].7$
Affected flag(s)
TO PDF OV Z AC C
RLA [m] Rotate data memory left and place result in the accumulato
Description Data in the specified data memory is rotated 1 bit left with bit
rotated result in the accumulator. The contents of the data r
Operation $ACC.(i+1) \leftarrow [m].i; [m].i:bit i of the data memory (i=0~6)$ $ACC.0 \leftarrow [m].7$
Affected flag(s)
TO PDF OV Z AC C



RLC [m]	Rotate data memory left through carry	
Description	The contents of the specified data memory and the carry flag are rotated 1 bit left. B places the carry bit; the original carry flag is rotated into the bit 0 position.	3it 7
Operation	[m].(i+1) \leftarrow [m].i; [m].i:bit i of the data memory (i=0~6) [m].0 \leftarrow C C \leftarrow [m].7	
Affected flag(s)		
	TO PDF OV Z AC C	
RLCA [m]	Rotate left through carry and place result in the accumulator	
Description	Data in the specified data memory and the carry flag are rotated 1 bit left. Bit 7 replace carry bit and the original carry flag is rotated into bit 0 position. The rotated result is in the accumulator but the contents of the data memory remain unchanged.	
Operation	ACC.(i+1) \leftarrow [m].i; [m].i:bit i of the data memory (i=0~6) ACC.0 \leftarrow C C \leftarrow [m].7	
Affected flag(s)		
	TO PDF OV Z AC C	
RR [m]	Rotate data memory right	
Description	The contents of the specified data memory are rotated 1 bit right with bit 0 rotated to b	bit
Operation	[m].i ← [m].(i+1); [m].i:bit i of the data memory (i=0~6) [m].7 ← [m].0	
	[m].7 ← [m].0	
	[m].7 ← [m].0	
Affected flag(s)	[m].7 ← [m].0	
Affected flag(s)	$[m].7 \leftarrow [m].0$ $TO PDF OV Z AC C$ $$	
Affected flag(s) RRA [m] Description Operation	$[m].7 \leftarrow [m].0$ TO PDF OV Z AC C $ -$ Rotate right and place result in the accumulator Data in the specified data memory is rotated 1 bit right with bit 0 rotated into bit 7, located intobit 7, located into bit 7, located intobi	
Affected flag(s) RRA [m] Description Operation	$[m].7 \leftarrow [m].0$ $\boxed{TO PDF OV Z AC C}{$	
Affected flag(s) RRA [m] Description Operation	$[m].7 \leftarrow [m].0$ $\boxed{TO PDF OV Z AC C}$ $\boxed{ }$ Rotate right and place result in the accumulator Data in the specified data memory is rotated 1 bit right with bit 0 rotated into bit 7, If the rotated result in the accumulator. The contents of the data memory remain unchat ACC.(i) \leftarrow [m].(i+1); [m].i:bit i of the data memory (i=0~6)	
Affected flag(s)	$[m].7 \leftarrow [m].0$ $\boxed{TO PDF OV Z AC C}{\$	
Affected flag(s) RRA [m] Description Operation Affected flag(s) RRC [m]	$[m].7 \leftarrow [m].0$ $\boxed{TO PDF OV Z AC C}{\\\\\\\\\\\\\\\\\\\$	ang
Affected flag(s) RRA [m] Description Operation Affected flag(s) RRC [m] Description	$[m].7 \leftarrow [m].0$ $\boxed{TO PDF OV Z AC C}{\$	ang ed 1
Affected flag(s) RRA [m] Description Operation	$[m].7 \leftarrow [m].0$ $\boxed{TO PDF OV Z AC C}{ }$ Rotate right and place result in the accumulator Data in the specified data memory is rotated 1 bit right with bit 0 rotated into bit 7, If the rotated result in the accumulator. The contents of the data memory remain unchat ACC.(i) \leftarrow [m].(i+1); [m].i:bit i of the data memory (i=0~6) ACC.7 \leftarrow [m].0 $\boxed{TO PDF OV Z AC C}{ }$ Rotate data memory right through carry The contents of the specified data memory and the carry flag are together rotated	ang ed 1
Affected flag(s) RRA [m] Description Operation Affected flag(s) RRC [m] Description	$[m].7 \leftarrow [m].0$ $\boxed{TO PDF OV Z AC C}{ $	ang ed 1
Affected flag(s) RRA [m] Description Operation Affected flag(s) RRC [m] Description Operation	$[m].7 \leftarrow [m].0$ $\boxed{TO PDF OV Z AC C}{\square \square \square \square \square \square \square \square \square \square $	ang ed 1



RRCA [m]	Rotate ric	ht through	n carry and	l place res	ult in the a	accumulato	or
Description	the carry	bit and the	original ca	arry flag is	rotated int	o the bit 7	ated 1 bit right. Bit 0 replaces position. The rotated result is remain unchanged.
Operation		[m].(i+1); C	[m].i:bit i of			-	C C
Affected flag(s)							_
	то	PDF	OV	Z	AC	С	_
		_	_	_	_	\checkmark	
SBC A,[m]	Subtract	data mem	ory and ca	rry from th	ie accumu	lator	
Description			specified o		•		nent of the carry flag are sub nulator.
Operation	$ACC \leftarrow A$	CC+[m]+0	C				
Affected flag(s)							1
	то	PDF	OV	Z	AC	С	-
	_	_	\checkmark	\checkmark	\checkmark	\checkmark	
SBCM A,[m]	Subtract	data mem	ory and ca	rry from th	ie accumu	lator	
Description			specified o		•		nent of the carry flag are sub nemory.
Operation	[m] ← AC	C+[m]+C					
Affected flag(s)							
	ТО	PDF	OV	Z	AC	С	-
		_	\checkmark	\checkmark	\checkmark	\checkmark	
SDZ [m]	Skip if de	crement d	ata memo	ry is 0			
Description	instruction instruction	n is skippe n executio	d. If the re	sult is 0, th ded and a	ne following dummy cy	g instructio cle is repla	by 1. If the result is 0, the nex on, fetched during the curren aced to get the proper instruc 1 cycle).
Operation	Skip if ([n	n]–1)=0, [n	n] ← ([m]–	1)			
Affected flag(s)							1
	ТО	PDF	OV	Z	AC	С	-
	_	_	—	_	—	—	
SDZA [m]	Decreme	nt data me	emory and	place resu	ult in ACC,	skip if 0	
Description	instruction unchange execution	n is skippe ed. If the re ı, is discare	d. The resussult is 0, th	ult is stored e following dummy cy	d in the acc g instructio rcle is repla	cumulator l n, fetched aced to ge	by 1. If the result is 0, the nex but the data memory remains during the current instruction t the proper instruction (2 cy
Operation	Skip if ([n	n]–1)=0, A	CC ← ([m]	-1)			
Affected flag(s)				-			7
	ТО	PDF	OV	Z	AC	С	
	—	_	_	_	_	_	
Rev. 1.10			2	29			March 12, 200



SET [m]	Set data r	nomoriu				
Description		-	ified data	memory is	set to 1	
Operation			meu uata	inemory is	36110 1.	
	$[m] \leftarrow FF$	1				
Affected flag(s)	ТО	PDF	OV	Z	AC	С
SET [m]. i	Set bit of	data mem	ory			
Description	Bit i of the	specified	data mem	nory is set	to 1.	
Operation	[m].i ← 1					
Affected flag(s)						
	то	PDF	OV	Z	AC	С
017 []				. :- 0		
SIZ [m]			ta memory			no monte d
Description			•	data memo ring the c		
	0	-		et the prop		
	the next in	nstruction	(1 cycle).			
Operation	Skip if ([m	i]+1)=0, [m	n] ← ([m]+	1)		
Affected flag(s)						
	то	PDF	OV	Z	AC	С
SIZA [m]	Increment	data mor	norv and r	lace resul		ekin if ()
Description				lata memo		
Decemption			•	result is a	•	
		-		is 0, the fo	-	
				ded and	-	-
Operation). eei CC ← ([m]			
Affected flag(s)		, , , , ,, ,,		• • •		
	ТО	PDF	OV	Z	AC	С
			_	_	_	_
	<u> </u>					
SNZ [m].i	Skip if bit	i of the da	ta memory	/ is not 0		
Description		•		nory is not		
			-	instruction		-
				le is replac struction (1	-	uie proper
Operation	Skip if [m]				.,,.	
Affected flag(s)						
,	то	PDF	OV	Z	AC	С
				_		_



SUB A,[m]	Subtract	data memo	ory from th	e accumu	lator	
Description	•	ified data r he accumu		subtracted	from the o	contents o
Operation	$ACC \leftarrow A$	\CC+[m]+1				
Affected flag(s)						
	ТО	PDF	OV	Z	AC	С
	—		\checkmark	\checkmark	\checkmark	\checkmark
SUBM A,[m]	Subtract	data memo	ory from th	e accumu	lator	
Description		ified data r he data m		subtracted	from the o	contents o
Operation	$[m] \leftarrow AC$	C+[m]+1				
Affected flag(s)	то	PDF	OV	Z	AC	С
	10	FDF	√	∠ √	∧C √	√
			V	V	V	V
SUB A,x	Subtract	immediate	data from	the accur	nulator	
Description		ediate data				cted from
Operation	$ACC \leftarrow A$	CC+x+1				
Affected flag(s)	[
	ТО	PDF	OV	Z	AC	С
		_	\checkmark	\checkmark	\checkmark	
SWAP [m]	Swap nib	bles within	the data i	nemory		
Description		order and h interchang	-	nibbles of	the specif	ied data n
Operation	[m].3~[m]	.0 ↔ [m].7	′~[m].4			
Affected flag(s)						
	ТО	PDF	OV	Z	AC	С
		—	—	—	—	_
SWAPA [m]	Swap dat	a memory	and place	result in t	he accum	ulator
Description	The low-c	order and h	igh-order i	nibbles of t	he specifi	ed data me
		sult to the	-			
Operation		.CC.0 ← [r				
	ACC.7~A	.CC.4 ← [r	n].3~[m].0			
Affected flag(s)	то		01/	7	10	<u> </u>
	ТО	PDF	OV	Z	AC	C
						_



SZ [m]	Skip if dat	ta memory	/ is 0			
Description	the currer	nt instructi	on executi	on, is disc	ory are 0, t carded and proceed w	a dumr
Operation	Skip if [m]=0				
Affected flag(s)						
	ТО	PDF	OV	Z	AC	С
					—	
SZA [m]	Move dat	a memory	to ACC, sl	kip if 0		
Description	0, the foll and a dur	owing inst nmy cycle	ruction, fet	ched duri I to get the	ory are copions are copions the curr epiceter of the curr epiceter instance of the curr instance of the current	ent inst
Operation	Skip if [m]=0				
Affected flag(s)			<u></u>			
	ТО	PDF	OV	Z	AC	С
SZ [m].i	Skip if bit	i of the da	ta memory	is 0		
Operation Affected flag(s)	tion (2 cyc Skip if [m	cles). Othe].i=0	erwise proc	ceed with	dummy cyc the next ins	structior
	ТО	PDF	OV	Z	AC	С
					—	
TABRDC [m]	Move the	ROM cod	e (current	page) to T	BLH and c	lata me
Description		•			e) addresse gh byte tra	•
Operation		M code (l ROM code	ow byte) e (high byte	e)		
Affected flag(s)						
	ТО	PDF	OV	Z	AC	С
	_	_			—	_
		POM cod	e (last nad	o) to TBI	L and data	
TABRDL [m]	Move the					memor
TABRDL [m]	Move the The low b					
TABRDL [m] Description	The low b	yte of ROI	M code (la	st page) a	ddressed b sferred to 7	y the ta
	The low b the data r [m] ← RC	yte of ROI nemory ar 0M code (I	M code (las	st page) a byte tran	ddressed b	y the ta
Description	The low b the data r [m] ← RC	yte of ROI nemory ar 0M code (I	M code (las nd the high ow byte)	st page) a byte tran	ddressed b	y the ta
Description Operation	The low b the data r [m] ← RC	yte of ROI nemory ar 0M code (I	M code (las nd the high ow byte)	st page) a byte tran	ddressed b	y the ta



XOR A,[m]	Logical XOR accumulator with data memory								
Description	Data in the accumulator and the indicated data memory perform a bitwise logical Exclu- sive_OR operation and the result is stored in the accumulator.					u-			
Operation	$ACC \leftarrow A$	CC "XOR	" [m]						
Affected flag(s)									
	то	PDF	OV	Z	AC	С			
	_	—		\checkmark		_			
XORM A,[m]	Logical X	OR data m	nemory wit	h the accu	imulator				
Description	Data in the indicated data memory and the accumulator perform a bitwise logical Exclu- sive_OR operation. The result is stored in the data memory. The 0 flag is affected.					u-			
Operation	[m] ← AC	C "XOR"	[m]						
Affected flag(s)									
						1			
	то	PDF	OV	Z	AC	С			
	то —	PDF	OV	Z √	AC	C			
XOR A,x			OV — liate data t			C			
XOR A,x Description	Logical X	 DR immec	liate data t	√ o the accu e specified	 umulator d data perf		se logical Exc affected.	clusive_OR o	p-
	Logical X	DR immec e accumul he result is	liate data t ator and th s stored in	√ o the accu e specified	 umulator d data perf	orm a bitwi	0	clusive_OR o	p-
Description	Logical X Data in the eration. T	DR immec e accumul he result is	liate data t ator and th s stored in	√ o the accu e specified	 umulator d data perf	orm a bitwi	0	clusive_OR o	p-


 $\sqrt{}$

Rev. 1.10



Package Information

16-pin DIP (300mil) Outline Dimensions






Symbol	Dimensions in mil				
Symbol	Min.	Nom.	Max.		
А	745	_	775		
В	240	_	260		
С	125	_	135		
D	125	_	145		
E	16	_	20		
F	50	_	70		
G	_	100	—		
Н	295	—	315		
I	335	_	375		
α	0°		15°		



16-pin SOP (300mil) Outline Dimensions






Symbol	Dimensions in mil				
Symbol	Min.	Nom.	Max.		
А	394	—	419		
В	290		300		
С	14	_	20		
C'	390	_	413		
D	92		104		
E	_	50	_		
F	4		_		
G	32		38		
Н	4		12		
α	0°		10°		

Rev. 1.10



Product Tape and Reel Specifications

Reel Dimensions




SOP 16W (300mil)

Symbol	Description	Dimensions in mm
А	Reel Outer Diameter	330±1
В	Reel Inner Diameter	62±1.5
С	Spindle Hole Diameter	13±0.5 -0.2
D	Key Slit Width	2±0.5
T1	Space Between Flange	16.8+0.3 0.2
T2	Reel Thickness	22.2±0.2



Carrier Tape Dimensions



SOP 16W (300mil)

Symbol	Description	Dimensions in mm
W	Carrier Tape Width	16±0.2
Р	Cavity Pitch	12±0.1
Е	Perforation Position	1.75±0.1
F	Cavity to Perforation (Width Direction)	7.5±0.1
D	Perforation Diameter	1.5+0.1
D1	Cavity Hole Diameter	1.5+0.25
P0	Perforation Pitch	4±0.1
P1	Cavity to Perforation (Length Direction)	2±0.1
A0	Cavity Length	10.9±0.1
B0	Cavity Width	10.8±0.1
K0	Cavity Depth	3±0.1
t	Carrier Tape Thickness	0.3±0.05
С	Cover Tape Width	13.3



Holtek Semiconductor Inc. (Headquarters) No.3, Creation Rd. II, Science Park, Hsinchu, Taiwan Tel: 886-3-563-1999 Fax: 886-3-563-1189 http://www.holtek.com.tw

Holtek Semiconductor Inc. (Taipei Sales Office)

4F-2, No. 3-2, YuanQu St., Nankang Software Park, Taipei 115, Taiwan Tel: 886-2-2655-7070 Fax: 886-2-2655-7373 Fax: 886-2-2655-7383 (International sales hotline)

Holtek Semiconductor Inc. (Shanghai Sales Office)

7th Floor, Building 2, No.889, Yi Shan Rd., Shanghai, China 200233 Tel: 86-21-6485-5560 Fax: 86-21-6485-0313 http://www.holtek.com.cn

Holtek Semiconductor Inc. (Shenzhen Sales Office)

5/F, Unit A, Productivity Building, Cross of Science M 3rd Road and Gaoxin M 2nd Road, Science Park, Nanshan District, Shenzhen, China 518057 Tel: 86-755-8616-9908, 86-755-8616-9308 Fax: 86-755-8616-9722

Holtek Semiconductor Inc. (Beijing Sales Office)

Suite 1721, Jinyu Tower, A129 West Xuan Wu Men Street, Xicheng District, Beijing, China 100031 Tel: 86-10-6641-0030, 86-10-6641-7751, 86-10-6641-7752 Fax: 86-10-6641-0125

Holtek Semiconductor Inc. (Chengdu Sales Office)

709, Building 3, Champagne Plaza, No.97 Dongda Street, Chengdu, Sichuan, China 610016 Tel: 86-28-6653-6590 Fax: 86-28-6653-6591

Holtek Semiconductor (USA), Inc. (North America Sales Office)

46729 Fremont Blvd., Fremont, CA 94538 Tel: 1-510-252-9880 Fax: 1-510-252-9885 http://www.holmate.com

Copyright © 2007 by HOLTEK SEMICONDUCTOR INC.

The information appearing in this Data Sheet is believed to be accurate at the time of publication. However, Holtek assumes no responsibility arising from the use of the specifications described. The applications mentioned herein are used solely for the purpose of illustration and Holtek makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise. Holtek's products are not authorized for use as critical components in life support devices or systems. Holtek reserves the right to alter its products without prior notification. For the most up-to-date information, please visit our web site at http://www.holtek.com.tw.