

RGB Dimming LED Flash MCU

HT45F0060

Revision: V1.30 Date: May 22, 2023

www.holtek.com



Table of Contents

Features	
CPU Features Peripheral Features	
General Description	
•	
Block Diagram	
Pin Assignment	
Pin Description	
Absolute Maximum Ratings	9
D.C. Characteristics	9
A.C. Characteristics	10
Constant Current Characteristics	.11
Power on Reset Characteristics	.11
System Architecture	12
Clocking and Pipelining	
Program Counter	
Stack	
Arithmetic and Logic Unit – ALU	
Flash Program Memory	
Special Vectors	
Look-up Table	
Table Program Example	
In Circuit Programming – ICP	. 17
On-Chip Debug Support – OCDS	. 18
Data Memory	
Structure	
General Purpose Data Memory	
Special Purpose Data Memory	
Special Function Register Description	
Memory Pointers – MP0, MP1	
Accumulator – ACC	
Program Counter Low Register – PCL	. 22
Look-up Table Registers – TBLP, TBHP, TBLH	
Status Register – STATUS	. 22
Oscillators	
Oscillator Overview	
System Clock Configurations High Speed Internal RC Oscillator – HIRC	
Internal 32kHz Oscillator – LIRC	
	0



Operating Modes and System Clocks	
System Clocks	25
System Operation Modes	26
Control Register	27
Operating Mode Switching	28
Standby Current Considerations	32
Wake-up	32
Watchdog Timer	33
Watchdog Timer Clock Source	
Watchdog Timer Control Register	33
Watchdog Timer Operation	34
Reset and Initialisation	35
Reset Functions	
Reset Initial Conditions	36
Input/Output Ports	38
Pull-high Resistors	
Port A Wake-up	
I/O Port Control Registers	
Pin-shared Functions	
I/O Pin Structures	
Programming Considerations	
Timer Modules – TM	43
Introduction	
TM Operation	
TM Clock Source	
TM Interrupts	
TM External Pins	
Programming Considerations	
Compact Type TM – CTM	15
Compact TM Operation	
Compact Type TM Register Description	
Compact Type TM Operating Modes	
Cascading Transceiver Interface Cascading Transceiver Interface Register Description	
Cascade Rx Function Operation	
Cascade Tx Procedure	
Constant Current LED Driver	
Interrupts	
Interrupt Registers	
Interrupt Operation	
Multi-function Interrupt	
Time Base Interrupt	
Cascade Transceiver Interface Interrupt	



Timer Module Interrupts	75
Interrupt Wake-up Function	75
Programming Considerations	76
Application Circuits	77
Instruction Set	78
Introduction	78
Instruction Timing	78
Moving and Transferring Data	78
Arithmetic Operations	78
Logical and Rotate Operation	79
Branches and Control Transfer	79
Bit Operations	79
Table Read Operations	79
Other Operations	79
Instruction Set Summary	80
Table Conventions	
Instruction Definition	82
Package Information	91
8-pin SOP (150mil) Outline Dimensions	
10-pin SOP (150mil) Outline Dimensions	



Features

CPU Features

- · Operating Voltage:
 - $f_{SYS} = 8MHz: 2.2V \sim 5.5V$
- Up to $0.5\mu s$ instruction cycle with 8MHz system clock at $V_{DD} = 5V$
- Power down and wake-up functions to reduce power consumption
- · Oscillators:
 - Internal High Speed RC HIRC
 - Internal 32kHz RC LIRC
- Multi-mode operation: NORMAL, SLOW, IDLE and SLEEP
- Fully integrated internal 8 MHz oscillator requires no external components
- · All instructions executed in one or two instruction cycles
- Table read instructions
- 61 powerful instructions
- 2-level subroutine nesting
- · Bit manipulation instruction

Peripheral Features

- Flash Program Memory: 1K × 14
- RAM Data Memory: 64 × 8
- Watchdog Timer function
- 8 bidirectional I/O lines
- Constant current LED driver
- · Cascading transceiver interface
- Three 10-bit CTMs for time measure, compare match output and PWM output functions
- Single Time-Base function for generation of fixed time interrupt signals
- Package types: 8-pin SOP, /10-pin SOP



General Description


The HT45F0060 device is an ASSP MCU dedicated for use in RGB dimming LED control applications. It is a Flash Memory type 8-bit high performance RISC architecture microcontroller. Offering users the convenience of Flash Memory multi-programming features, the device also includes a wide range of functions and features. Other memory includes an area of RAM Data Memory.

Multiple extremely flexible Timer Modules provide timing, compare match output and PWM generation functions. Protective features such as an internal Watchdog Timer coupled with excellent noise immunity and ESD protection ensure that reliable operation is maintained in hostile electrical environments.

A full choice of internal high speed and low speed oscillator functions are provided including a fully integrated system oscillator which requires no external components for its implementation. The ability to operate and switch dynamically between a range of operating modes using different clock sources gives users the ability to optimise microcontroller operation and minimise power consumption.

The inclusion of flexible I/O programming features, Time-Base function along with many other features ensure that the device will find excellent use in applications such as breathing lights, christmas lights, light strips and mood lights etc.


Block Diagram



Rev. 1.30 6 May 22, 2023



Pin Assignment



Note: 1. If the pin-shared pin functions have multiple outputs, the desired pin-shared function is determined by the corresponding software control bits.

2. The OCDSDA and OCDSCK pins are used as the OCDS dedicated pins and only available for the HT45V0060 device which is the OCDS EV chip of the HT45F0060.



Pin Description

With the exception of the power pins, all pins on the device can be referenced by its Port name, e.g. PA0, PA1 etc., which refer to the digital I/O function of the pins. However these Port pins are also shared with other function such as the cascade transceiver interface pins etc. The function of each pin is listed in the following table, however the details behind how each pin is configured is contained in other sections of the datasheet.

Pin Name	Function	OPT	I/T	O/T	Description
PA0/ICPDA	PA0	PAPU PAWU PAS0	ST	CMOS	General purpose I/O. Register enabled pull-high and wake-up.
	ICPDA	_	ST	CMOS	ICP Address/Data
PA1/CASDO	PA1	PAPU PAWU PAS0	ST	CMOS	General purpose I/O. Register enabled pull-high and wake-up.
	CASDO	PAS0	_	CMOS	Cascade transceiver interface output
PA2/CASDI/	PA2	PAPU PAWU PAS0	ST	CMOS	General purpose I/O. Register enabled pull-high and wake-up.
ICPCK	CASDI	PAS0	ST	_	Cascade transceiver interface input
	ICPCK	_	ST	_	ICP Clock pin
PA3/CASDI	PA3	PAPU PAWU PAS0	ST	CMOS	General purpose I/O. Register enabled pull-high and wake-up.
	CASDI	PAS0	ST	_	Cascade transceiver interface input
PA4/CASDO	PA4	PAPU PAWU PAS1	ST	CMOS	General purpose I/O. Register enabled pull-high and wake-up.
	CASDO	PAS1	_	CMOS	Cascade transceiver interface output
PA5/CCO0	PA5	PAPU PAWU PAS1	ST	CMOS	General purpose I/O. Register enabled pull-high and wake-up.
	CCO0	PAS1	_	CMOS	LED PWM constant current output
PA6/CCO1	PA6	PAPU PAWU PAS1	ST	CMOS	General purpose I/O. Register enabled pull-high and wake-up.
	CCO1	PAS1	_	CMOS	LED PWM constant current output
PA7/CCO2	PA7	PAPU PAWU PAS1	ST	CMOS	General purpose I/O. Register enabled pull-high and wake-up.
	CCO2	PAS1	_	CMOS	LED PWM constant current output
VDD	VDD	_	PWR	_	Power Supply
VSS	VSS	_	PWR	_	Ground
The following pin	s are only fo	r the HT4	5V0060		•
NC	NC	_	_	_	No connection
OCDSDA	OCDSDA	_	ST	CMOS	OCDS Address/Data, for EV chip only
OCDSCK	OCDSCK	_	ST	_	OCDS Clock pin, for EV chip only

Legend: I/T: Input type;

O/T: Output type; PWR: Power;

OP: Optional by register option; ST: Schmitt Trigger input;

CMOS: CMOS output

Rev. 1.30 8 May 22, 2023



Absolute Maximum Ratings

Supply Voltage	V_{SS} =0.3V to V_{SS} +6.0V
Input Voltage	V_{SS} =0.3V to V_{DD} +0.3V
Storage Temperature	60°C to 150°C
Operating Temperature	40°C to 85°C
I _{OL} Total	80mA
Ioh Total	-80mA
Total Power Dissipation	500mW

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.

D.C. Characteristics

Ta = 25°C

Symbol	Parameter		Test Conditions	Min.	Tim	Max.	Unit
Syllibol	Parameter	V _{DD}	Conditions	IVIIII.	Тур.	IVIAX.	Ullit
	Operating Voltage (HIRC)	_	$f_{SYS} = f_{HIRC} = 8MHz$	2.2	_	5.5	V
	Operating Current (LIRC)	3V	No load, all peripherals off,	_	10	20	μΑ
	Operating Current (LIRC)	5V	$f_{SYS} = f_{LIRC} = 32kHz$	_	30	50	μΑ
		3V	No load, all peripherals off,	_	1.0	2.0	mA
		5V	f _{SYS} = f _{HIRC} = 8MHz	—	2.0	3.0	mA
		3V	No load, all peripherals off,	_	1.0	1.5	mA
		5V	$f_{SYS} = f_{HIRC}/2$, $f_{HIRC} = 8MHz$	_	1.5	2.0	mA
		3V	No load, all peripherals off,	_	0.9	1.3	mA
V _{DD}		5V	$f_{SYS} = f_{HIRC}/4$, $f_{HIRC} = 8MHz$	_	1.3	1.8	mA
	Operating Current (HIPC)	3V	No load, all peripherals off,	_	0.8	1.1	mA
	Operating Current (HIRC)	5V	$f_{SYS} = f_{HIRC}/8$, $f_{HIRC} = 8MHz$	_	1.1	1.6	mA
		3V	No load, all peripherals off,	_	0.7	1.0	mA
		5V	$f_{SYS} = f_{HIRC}/16$, $f_{HIRC} = 8MHz$	_	1.0	1.4	mA
		3V	No load, all peripherals off,	_	0.6	0.9	mA
		5V	$f_{SYS} = f_{HIRC}/32$, $f_{HIRC} = 8MHz$	_	0.9	1.2	mA
		3V	No load, all peripherals off,	_	0.5	0.8	mA
		5V	$f_{SYS} = f_{HIRC}/64$, $f_{HIRC} = 8MHz$	—	0.8	1.1	mA
	Standby Current	3V	No load, all peripherals off,	_	0.2	0.8	μΑ
	(SLEEP Mode)	5V	WDT off	—	0.5	1	μΑ
	Standby Current	3V	No load, all peripherals off,	_	1.3	5.0	μΑ
I _{STB}	(SLEEP Mode)	5V	WDT on	—	2.2	10	μΑ
ISIB	Standby Current	3V	No load, all peripherals off,	_	1.3	3.0	μΑ
	(IDLE0 Mode)	5V	f _{SUB} on	_	5.0	10	μΑ
	Standby Current	3V	No load, all peripherals off,		0.8	1.6	mA
	(IDLE1 Mode, HIRC)	5V	f_{SUB} on, $f_{SYS} = f_{HIRC} = 8MHz$	_	1.0	2.0	mA
V _{IL}	Input Low Voltage for I/O	5V	_	0	_	1.5	V
V IL	Ports or Input Pins	_	_	0	_	0.2V _{DD}	v
VIH	Input High Voltage for I/O	5V	_	3.5	_	5	V
V Iri	Ports or Input Pins	_	_	0.8V _{DD}	_	V_{DD}	v



Symbol	vmbol Parameter		Test Conditions		Tim	Max.	Unit
Syllibol	rarameter	V _{DD}	Conditions	Min.	Тур.	IVIAX.	Onit
lou	Sink Current for I/O Pins	3V	Vol. = 0.1Vpp	15.5	31	_	mA
TOL	Silik Culterit for 1/O Filis	5V	VOL - O. I VDD	31	62	_	IIIA
1	Source Current for I/O Pins	3V	V _{OH} = 0.9V _{DD}	-3.5	-7.0	_	mA
Іон	Source Current for I/O Pins	5V	VOH - U.9 VDD	-7.2	-14.5	_	IIIA
В	Pull-high Resistance for I/O	3V	_	20	60	100	kΩ
R _{PH}	Ports	5V	_	10	30	50	KL2
I _{LEAK}	Input Leakage Current	5V	V _{IN} = V _{DD} or V _{IN} = V _{SS}	_	_	±1	μA
locos	Operating Current, Used for OCDS EV and Connected to e-Link, Normal Mode, f _{SYS} = f _{HIRC}	3V	No load, f _{HIRC} = 8MHz, WDT enable		1.4	2.0	mA

A.C. Characteristics

Ta = 25°C

Comple of	Bouwates	Tes	Min	T	Max	Unit	
Symbol	Parameter	V _{DD}	Conditions	Min.	Тур.	Max.	Unit
<u> </u>	System Clock (HIRC)	2.2V~ 5.5V	f _{SYS} = f _{HIRC} = 8MHz	_	8	_	MHz
f _{SYS}	System Clock (LIRC)	2.2V~ 5.5V	f _{SYS} = f _{LIRC} = 32kHz	_	32	_	kHz
		3V / 5V	Ta = 25°C	-2%	8	+2%	MHz
f	High Speed Internal RC Oscillator	3V / 5V	Ta = 0°C~70°C	-5%	8	+5%	MHz
f _{HIRC}	(HIRC)	2.2V~ 5.5V	Ta = 0°C~70°C	-8%	8	+8%	MHz
		2.2V~ 5.5V	Ta = -40°C~85°C	-12%	8	+12%	MHz
f _{LIRC}	Low Speed Internal RC Oscillator (LIRC)	2.2V~5.5V	Ta = -40°C~ 85°C	8	32	50	kHz
_	System Reset Delay Time (Power-on Reset, WDT Software Reset)	_	_	25	50	100	ms
t _{RSTD}	System Reset Delay Time (WDT Time-out Hardware Cold Reset)	_	_	8.3	16.7	33.3	ms
	System Start-up Time (Wake-up	_	f _{SYS} = f _{HIRC} ~ f _{HIRC} /64	_	16	_	t _{HIRC}
	from Condition Where f _{SYS} is Off)	_	f _{SYS} = f _{SUB} = f _{LIRC}	_	2	_	t _{LIRC}
t _{sst}	System Start-up Time (Wake-up	_	$f_{SYS} = f_{HIRC} \sim f_{HIRC}/64$, $f_{H} = f_{HIRC}$	_	2	_	tн
	from Condition Where f _{SYS} is On)	_	$f_{SYS} = f_{SUB} = f_{LIRC}$	_	2	_	t _{SUB}
	System Speed Switch Time (Slow Mode ↔ Normal Mode)	_	f _{HIRC} off → on (HIRCF = 1)	_	16	_	t _{HIRC}
tsreset	Minimum Software Reset Width to Reset	_	_	45	90	250	μs
t _{CASDI}	CASDI Input Pin Minimum Pulse Width	_	_	0.3	_	_	μs
f _{CASCLKI}	CASCLKI Maximum Clock Source Frequency	5V	_	_	_	8	MHz

Note: 1. $t_{SYS} = 1/f_{SYS}$

Rev. 1.30 May 22, 2023

^{2.}To maintain the accuracy of the internal HIRC oscillator frequency, a $0.1\mu F$ decoupling capacitor should be connected between VDD and VSS and located as close to the device as possible.



Constant Current Characteristics

Operating Temperature: -40°C~85°C, unless otherwise specify


Symbol	Parameter	Test Conditions			Tun	Max.	Unit
Syllibol	Faranietei	V_{DD}	Conditions	Min.	Тур.	IVIAX.	Ullit
V_{DD}	Operating Voltage	_	_	2.7	_	5.5	V
	Additional Current for Constant	5V	CCOn=off	-	5	6.5	mΑ
I _{ccs}	Current Function Enable	3V	CCOn=off	-	3.8	5	mA
			Current range, V _{CCOn} =1.5V CCG[1:0]=00	Typ -5%	5	Typ +5%	mA
	CCOn Output Sink Current	5V	Current range, V _{CCOn} =1.5V CCG[1:0]=01	Typ -10%	14	Typ +10%	mA
Icco			Current range, V _{CCOn} =1.5V CCG[1:0]=10	Typ -10%	32	Typ +10%	mA
			Current range, V _{CCOn} =1.5V CCG[1:0]=11	Typ -10%	53	Typ +10%	mA
dl _{CCO1}	Current Skew (Channel)	3V/5V	Iccon=5mA, Vccon=0.7V	_	±1.5	±3	%
dl _{CCO2}	Current Skew (IC)	5V/3V	Iccon=5mA, Vccon=0.7V	_	±3	±6	%
%/dVcco	Output Current vs. Output Voltage Regulation	5V/3V	V _{CCOn} =0.7V~3.0V, I _{CCOn} =5mA	_	±0.1	_	%/V
%/dV _{DD}	Output Current vs. Supply Voltage Regulation	_	V _{DD} =2.7V~5.5V, V _{CCOn} =0.7V	_	±1.0	±8.0	%/V

 $\begin{aligned} \text{Note: } \% / dV_{\text{CCO}} &= \{ [I_{\text{CCOn}}(at \ V_{\text{CCOn}} = 3.0 \text{V}) - I_{\text{CCOn}}(at \ V_{\text{CCOn}} = 0.7 \text{V})] / I_{\text{CCOn}}(at \ V_{\text{CCOn}} = 1.5 \text{V}) \} \times 100 \% / (3.0 \text{V} - 0.7 \text{V}) \\ \% / dV_{\text{DD}} &= \{ [I_{\text{CCOn}}(at \ V_{\text{DD}} = 5.5 \text{V}) - I_{\text{CCOn}}(at \ V_{\text{DD}} = 2.7 \text{V})] / I_{\text{CCOn}}(at \ V_{\text{DD}} = 4.0 \text{V}) \} \times 100 \% / (5.5 \text{V} - 2.7 \text{V}) \} \\ \% / (5.5 \text{V} - 2.7 \text{V}) &= (1.5 \text{V} - 2.7 \text{V}) / (1.5 \text{V} - 2.7 \text{V}) / (1.5 \text{V} - 2.7 \text{V}) \} \times 100 \% / (1.5 \text{V} - 2.7 \text{V}) \\ \% / (1.5 \text{V} - 2.7 \text{V}) &= (1.5 \text{V} - 2.7 \text{V}) / (1.5 \text{V} - 2$

Power on Reset Characteristics

Ta = 25°C

Symbol	Parameter		est Conditions	Min.	Тур.	Max.	Unit
Зушьог			Conditions	IVIIII.			Ullit
V _{POR}	V _{DD} Start Voltage to Ensure Power-on Reset	_	_	_	_	100	mV
RR _{POR}	V _{DD} Rising Rate to Ensure Power-on Reset	_	_	0.035	_	_	V/ms
t _{POR}	Minimum Time for V _{DD} Stays at V _{POR} to Ensure Power-on Reset	_	_	1	_	_	ms



Rev. 1.30 May 22, 2023




System Architecture

A key factor in the high-performance features of the Holtek range of microcontrollers is attributed to their internal system architecture. The device takes advantage of the usual features found within RISC microcontrollers providing increased speed of operation and enhanced performance. The pipelining scheme is implemented in such a way that instruction fetching and instruction execution are overlapped, hence instructions are effectively executed in one cycle, with the exception of branch or call instructions. An 8-bit wide ALU is used in practically all instruction set operations, which carries out arithmetic operations, logic operations, rotation, increment, decrement, branch decisions, etc. The internal data path is simplified by moving data through the Accumulator and the ALU. Certain internal registers are implemented in the Data Memory and can be directly or indirectly addressed. The simple addressing methods of these registers along with additional architectural features ensure that a minimum of external components is required to provide a functional I/O control system with maximum reliability and flexibility. This makes the device suitable for low-cost, high-volume production for controller applications.

Clocking and Pipelining

The main system clock, derived from either a HIRC or LIRC oscillator is subdivided into four internally generated non-overlapping clocks, T1~T4. The Program Counter is incremented at the beginning of the T1 clock during which time a new instruction is fetched. The remaining T2~T4 clocks carry out the decoding and execution functions. In this way, one T1~T4 clock cycle forms one instruction cycle. Although the fetching and execution of instructions takes place in consecutive instruction cycles, the pipelining structure of the microcontroller ensures that instructions are effectively executed in one instruction cycle. The exception to this are instructions where the contents of the Program Counter are changed, such as subroutine calls or jumps, in which case the instruction will take one more instruction cycle to execute.



System Clocking and Pipelining

For instructions involving branches, such as jump or call instructions, two machine cycles are required to complete instruction execution. An extra cycle is required as the program takes one cycle to first obtain the actual jump or call address and then another cycle to actually execute the branch. The requirement for this extra cycle should be taken into account by programmers in timing sensitive applications.

Rev. 1.30 12 May 22, 2023



1	MOV A, [12H]
2	CALL DELAY
3	CPL [12H]
4	:
5	:
6 DELAY:	NOP

ſ	Fetch Inst. 1	Execute Inst. 1			
		Fetch Inst. 2	Execute Inst. 2		
			Fetch Inst. 3	Flush Pipeline	
				Fetch Inst. 6	Execute Inst. 6
					Fetch Inst. 7

Instruction Fetching

Program Counter

During program execution, the Program Counter is used to keep track of the address of the next instruction to be executed. It is automatically incremented by one each time an instruction is executed except for instructions, such as "JMP" or "CALL" that demands a jump to a nonconsecutive Program Memory address. Only the lower 8 bits, known as the Program Counter Low Register, are directly addressable by the application program.

When executing instructions requiring jumps to non-consecutive addresses such as a jump instruction, a subroutine call, interrupt or reset, etc., the microcontroller manages program control by loading the required address into the Program Counter. For conditional skip instructions, once the condition has been met, the next instruction, which has already been fetched during the present instruction execution, is discarded and a dummy cycle takes its place while the correct instruction is obtained.

Program Counter						
Program Counter High Byte PCL Register						
PC9~PC8	PCL7~PCL0					

Program Counter

The lower byte of the Program Counter, known as the Program Counter Low register or PCL, is available for program control and is a readable and writeable register. By transferring data directly into this register, a short program jump can be executed directly. However, as only this low byte is available for manipulation, the jumps are limited to the present page of memory that is 256 locations. When such program jumps are executed it should also be noted that a dummy cycle will be inserted. Manipulating the PCL register may cause program branching, so an extra cycle is needed to pre-fetch.

Rev. 1.30 13 May 22, 2023




Stack

This is a special part of the memory which is used to save the contents of the Program Counter only. The stack is organized into 2 levels and neither part of the data nor part of the program space, and is neither readable nor writeable. The activated level is indexed by the Stack Pointer, and is neither readable nor writeable. At a subroutine call or interrupt acknowledge signal, the contents of the Program Counter are pushed onto the stack. At the end of a subroutine or an interrupt routine, signaled by a return instruction, RET or RETI, the Program Counter is restored to its previous value from the stack. After a device reset, the Stack Pointer will point to the top of the stack.

If the stack is full and an enabled interrupt takes place, the interrupt request flag will be recorded but the acknowledge signal will be inhibited. When the Stack Pointer is decremented, by RET or RETI, the interrupt will be serviced. This feature prevents stack overflow allowing the programmer to use the structure more easily. However, when the stack is full, a CALL subroutine instruction can still be executed which will result in a stack overflow. Precautions should be taken to avoid such cases which might cause unpredictable program branching.

If the stack is overflow, the first Program Counter save in the stack will be lost.



Arithmetic and Logic Unit - ALU

The arithmetic-logic unit or ALU is a critical area of the microcontroller that carries out arithmetic and logic operations of the instruction set. Connected to the main microcontroller data bus, the ALU receives related instruction codes and performs the required arithmetic or logical operations after which the result will be placed in the specified register. As these ALU calculation or operations may result in carry, borrow or other status changes, the status register will be correspondingly updated to reflect these changes. The ALU supports the following functions:

- Arithmetic operations: ADD, ADDM, ADC, ADCM, SUB, SUBM, SBC, SBCM, DAA
- · Logic operations: AND, OR, XOR, ANDM, ORM, XORM, CPL, CPLA
- Rotation: RRA, RR, RRCA, RRC, RLA, RL, RLCA, RLC
- · Increment and Decrement: INCA, INC, DECA, DEC
- Branch decision: JMP, SZ, SZA, SNZ, SIZ, SDZ, SIZA, SDZA, CALL, RET, RETI

Rev. 1.30 14 May 22, 2023




Flash Program Memory

The Program Memory is the location where the user code or program is stored. For this device the Program Memory is Flash type, which means it can be programmed and re-programmed a large number of times, allowing the user the convenience of code modification on the same device. By using the appropriate programming tools, the Flash device offer users the flexibility to conveniently debug and develop their applications while also offering a means of field programming and updating.

Structure

The Program Memory has a capacity of $1K\times14$ bits. The Program Memory is addressed by the Program Counter and also contains data, table information and interrupt entries. Table data, which can be setup in any location within the Program Memory, is addressed by a separate table pointer register.



Program Memory Structure

Special Vectors

Within the Program Memory, certain locations are reserved for the reset and interrupts. The location 000H is reserved for use by the device reset for program initialisation. After a device reset is initiated, the program will jump to this location and begin execution.

Look-up Table

Any location within the Program Memory can be defined as a look-up table where programmers can store fixed data. To use the look-up table, the table pointer must first be setup by placing the address of the look up data to be retrieved in the table pointer registers, TBLP and TBHP. These registers define the total address of the look-up table.

After setting up the table pointer, the table data can be retrieved from the Program Memory using the "TABRD [m]" or "TABRDL[m]" instructions respectively. When the instruction is executed, the lower order table byte from the Program Memory will be transferred to the user defined Data Memory register [m] as specified in the instruction. The higher order table data byte from the Program Memory will be transferred to the TBLH special register. Any unused bits in this transferred higher order byte will be read as "0".

The accompanying diagram illustrates the addressing data flow of the look-up table.

Rev. 1.30 15 May 22, 2023






Table Program Example

The following example shows how the table pointer and table data is defined and retrieved from the microcontroller. This example uses raw table data located in the Program Memory which is stored there using the ORG statement. The value at this ORG statement is "300H" which refers to the start address of the last page within the 1K words Program Memory of the device. The table pointer low byte register is setup here to have an initial value of "06H". This will ensure that the first data read from the data table will be at the Program Memory address "306H" or 6 locations after the start of the last page. Note that the value for the table pointer is referenced to the specific address pointed by the TBLP and TBHP registers if the "TABRD [m]" instruction is being used. The high byte of the table data which in this case is equal to zero will be transferred to the TBLH register automatically when the "TABRD [m] instruction is executed.

Because the TBLH register is a read-only register and cannot be restored, care should be taken to ensure its protection if both the main routine and Interrupt Service Routine use table read instructions. If using the table read instructions, the Interrupt Service Routines may change the value of the TBLH and subsequently cause errors if used again by the main routine. As a rule it is recommended that simultaneous use of the table read instructions should be avoided. However, in situations where simultaneous use cannot be avoided, the interrupts should be disabled prior to the execution of any main routine table-read instructions. Note that all table related instructions require two instruction cycles to complete their operation.

Table Read Program Example

```
ds .section 'data'
                   ; temporary register #1
tempreg1 db?
tempreg2 db?
                  ; temporary register #2
code0 .section 'code'
                  ; initialise table pointer - note that this address is referenced
mov a,06h
mov tblp,a
                   ; to the last page or the page that thhp pointed
mov a,03h
                   ; initialise high table pointer
mov tbhp,a
                   ; it is not necessary to set thhp if executing tabrdl
tabrd tempreg1
                   ; transfers value in table referenced by table pointer
                   ; data at program memory address "306H" transferred to tempreg1 and TBLH
                   ; reduce value of table pointer by one
dec thln
                   ; transfers value in table referenced by table pointer
tabrd tempreg2
                   ; data at program memory address "305H" transferred to tempreg2 and TBLH
                   ; in this example the data "1AH" is transferred to tempreg1 and data "OFH"
                   ; to tempreg2
                   ; the value "00H" will be transferred to the high byte register TBLH
:
                   ; sets initial address of last page
dc 00Ah,00Bh,00Ch,00Dh,00Eh,00Fh,01Ah,01Bh
```

Rev. 1.30 16 May 22, 2023



In Circuit Programming - ICP


The provision of Flash type Program Memory provides the user with a means of convenient and easy upgrades and modifications to their programs on the same device.

As an additional convenience, Holtek has provided a means of programming the microcontroller incircuit using a 4-pin interface. This provides manufacturers with the possibility of manufacturing their circuit boards complete with a programmed or un-programmed microcontroller, and then programming or upgrading the program at a later stage. This enables product manufacturers to easily keep their manufactured products supplied with the latest program releases without removal and reinsertion of the device.

Holtek Writer Pins	MCU Programming Pins	Pin Description		
ICPDA	PA0	Programming Serial Data/Address		
ICPCK	PA2	Programming Clock		
VDD	VDD	Power Supply		
VSS	VSS	Ground		

The Program Memory can be programmed serially in-circuit using this 4-wire interface. Data is downloaded and uploaded serially on a single pin with an additional line for the clock. Two additional lines are required for the power supply. The technical details regarding the in-circuit programming of the device are beyond the scope of this document and will be supplied in supplementary literature.

During the programming process, the user can take care of the ICPDA and ICPCK pins for data and clock programming purposes to ensure that no other outputs are connected to these two pins.



Note: * may be resistor or capacitor. The resistance of * must be greater than $1k\Omega$ or the capacitance of * must be less than 1nF.

Rev. 1.30 17 May 22, 2023



On-Chip Debug Support - OCDS

There is an EV chip named HT45V0060 which is used to emulate the real MCU device named HT45F0060. The EV chip device also provides an "On-Chip Debug" function to debug the real MCU device during the development process. The EV chip and the real MCU device are almost functionally compatible except for "On-Chip Debug" function. Users can use the EV chip device to emulate the real chip device behavior by connecting the OCDSDA and OCDSCK pins to the Holtek HT-IDE development tools. The OCDSDA pin is the OCDS Data/Address input/output pin while the OCDSCK pin is the OCDS clock input pin. When users use the EV chip for debugging, other functions which are shared with the OCDSDA and OCDSCK pins in the device will have no effect in the EV chip. For more detailed OCDS information, refer to the corresponding document named "Holtek e-Link for 8-bit MCU OCDS User's Guide".

Holtek e-Link Pins	EV Chip Pins	Pin Description			
OCDSDA	OCDSDA	On-chip Debug Support Data/Address input/output			
OCDSCK	OCDSCK	On-chip Debug Support Clock input			
VDD	VDD	Power Supply			
VSS	VSS	Ground			

Rev. 1.30 18 May 22, 2023



Data Memory

The Data Memory is a volatile area of 8-bit wide RAM internal memory and is the location where temporary information is stored.

Categorised into two types, the first of these is an area of RAM, known as the Special Function Data Memory. These registers have fixed locations and are necessary for correct operation of the devices. Many of these registers can be read from and written to directly under program control, however, some remain protected from user manipulation. The second area of Data Memory is known as the General Purpose Data Memory, which is reserved for general purpose use. All locations within this area are read and write accessible under program control.

Switching between the different Data Memory banks must be achieved by properly setting the Memory Pointers to correct value.


Structure

The Data Memory has a bank, which is implemented in 8-bit wide Memory. The Data Memory Bank is categorized into two types, the special Purpose Data Memory and the General Purpose Data Memory.

The address range of the Special Purpose Data Memory for the device is from 00H to 3FH while the General Purpose Data Memory address range is from 40H to FFH.

Special Purpo	se Data Memory	General	Purpose Data Memory
Located Banks	Bank: Address	Capacity	Bank: Address
0	0: 00H~3FH	64×8	0: 40H~FFH

Data Memory Summary



Data Memory Structure

General Purpose Data Memory

All microcontroller programs require an area of read/write memory where temporary data can be stored and retrieved for use later. It is this area of RAM memory that is known as General Purpose Data Memory. This area of Data Memory is fully accessible by the user programing for both reading and writing operations. By using the bit operation instructions individual bits can be set or reset under program control giving the user a large range of flexibility for bit manipulation in the Data Memory.

Rev. 1.30 19 May 22, 2023



Special Purpose Data Memory

This area of Data Memory is where registers, necessary for the correct operation of the microcontroller, are stored. Most of the registers are both readable and writeable but some are protected and are readable only, the details of which are located under the relevant Special Function Register section. Note that for locations that are unused, any read instruction to these addresses will return the value "00H".

	Bank 0		Bank0
00H	IAR0	20H	PAS1
01H	MP0	21H	IFS
02H	IAR1	22H	CTM0C0
03H	MP1	23H	CTM0C1
04H		24H	CTM0DL
05H	ACC	25H	CTM0DH
06H	PCL	26H	CTM0AL
07H	TBLP	27H	CTM0AH
08H	TBLH	28H	CTM1C0
09H	TBHP	29H	CTM1C1
0AH	STATUS	2AH	CTM1DL
0BH		2BH	CTM1DH
0CH		2CH	CTM1AL
0DH		2DH	CTM1AH
0EH		2EH	CTM2C0
0FH	RSTFC	2FH	CTM2C1
10H	INTC0	30H	CTM2DL
11H	INTC1	31H	CTM2DH
12H	MFI0	32H	CTM2AL
13H	MFI1	33H	CTM2AH
14H	PA	34H	CASCON
15H	PAC	35H	CASPRE
16H	PAPU	36H	CASTH
17H	PAWU	37H	D0CNT
18H		38H	D1CNT
19H	WDTC	1	PCNT
1AH	PSCR		RCNT
1BH	TBC		CASD0
1CH	SCC		CASD1
1DH	HIRCC		CASD2
1EH	MFI2	3FH	INTCON
1FH	PAS0		ccs
			Unused, read as "00"

Special Purpose Data Memory

Rev. 1.30 20 May 22, 2023



Special Function Register Description

Most of the Special Function Register details will be described in the relevant functional section, however several registers require a separate description in this section.

Indirect Addressing Registers - IAR0, IAR1

The Indirect Addressing Registers, IAR0 and IAR1, although having their locations in normal RAM register space, do not actually physically exist as normal registers. The method of indirect addressing for RAM data manipulation uses these Indirect Addressing Registers and Memory Pointers, in contrast to direct memory addressing, where the actual memory address is specified. Actions on the IAR0 and IAR1 registers will result in no actual read or write operation to these registers but rather to the memory location specified by their corresponding Memory Pointers, MP0 or MP1. Acting as a pair, IAR0 and MP0 can together access data from Bank 0 while the IAR1 register together with the MP1 register can access data from any Data Memory Bank. As the Indirect Addressing Registers are not physically implemented, reading the Indirect Addressing Registers will return a result of "00H" and writing to the registers will result in no operation.

Memory Pointers - MP0, MP1

Two Memory Pointers, known as MP0 and MP1 are provided. These Memory Pointers are physically implemented in the Data Memory and can be manipulated in the same way as normal registers providing a convenient way with which to address and track data. When any operation to the relevant Indirect Addressing Registers is carried out, the actual address that the microcontroller is directed to is the address specified by the related Memory Pointer. MP0, together with Indirect Addressing Register, IAR0, are used to access data from Bank 0, while MP1 together with IAR1 are used to access data from all banks.

The following example shows how to clear a section of four Data Memory locations already defined as locations adres1 to adres4.

Indirect Addressing Program Example

```
data .section 'data'
adres1 db?
        db?
adres2
        db?
adres3
        db?
adres4
block
        db?
code .section at 0 'code'
org 00h
start:
     mov a,04h
                             ; setup size of block
    mov block, a
    mov a, offset adres1
                             ; Accumulator loaded with first RAM address
     mov mp0,a
                             ; setup memory pointer with first RAM address
loop:
     clr IAR0
                              ; clear the data at address defined by mp0
     inc mp0
                              ; increment memory pointer
     sdz block
                              ; check if last memory location has been cleared
     jmp loop
continue:
```

The important point to note here is that in the example shown above, no reference is made to specific Data Memory addresses.



Accumulator - ACC

The Accumulator is central to the operation of any microcontroller and is closely related with operations carried out by the ALU. The Accumulator is the place where all intermediate results from the ALU are stored. Without the Accumulator it would be necessary to write the result of each calculation or logical operation such as addition, subtraction, shift, etc., to the Data Memory resulting in higher programming and timing overheads. Data transfer operations usually involve the temporary storage function of the Accumulator; for example, when transferring data between one user-defined register and another, it is necessary to do this by passing the data through the Accumulator as no direct transfer between two registers is permitted.

Program Counter Low Register - PCL

To provide additional program control functions, the low byte of the Program Counter is made accessible to programmers by locating it within the Special Purpose area of the Data Memory. By manipulating this register, direct jumps to other program locations are easily implemented. Loading a value directly into this PCL register will cause a jump to the specified Program Memory location, however, as the register is only 8-bit wide, only jumps within the current Program Memory page are permitted. When such operations are used, note that a dummy cycle will be inserted.

Look-up Table Registers - TBLP, TBHP, TBLH

These three special function registers are used to control operation of the look-up table which is stored in the Program Memory. TBLP and TBHP are the table pointers and indicate the location where the table data is located. Their value must be setup before any table read commands are executed. Their value can be changed, for example using the "INC" or "DEC" instructions, allowing for easy table data pointing and reading. TBLH is the location where the high order byte of the table data is stored after a table read data instruction has been executed. Note that the lower order table data byte is transferred to a user defined location.

Status Register - STATUS

This 8-bit register contains the zero flag (Z), carry flag (C), auxiliary carry flag (AC), overflow flag (OV), power down flag (PDF), and watchdog time-out flag (TO). These arithmetic/logical operation and system management flags are used to record the status and operation of the microcontroller.

With the exception of the TO and PDF flags, bits in the status register can be altered by instructions like most other registers. Any data written into the status register will not change the TO or PDF flag. In addition, operations related to the status register may give different results due to the different instruction operations. The TO flag can be affected only by a system power-up, a WDT time-out or by executing the "CLR WDT" or "HALT" instruction. The PDF flag is affected only by executing the "HALT" or "CLR WDT" instruction or during a system power-up.

The Z, OV, AC, and C flags generally reflect the status of the latest operations.

- C is set if an operation results in a carry during an addition operation or if a borrow does not take place during a subtraction operation; otherwise C is cleared. C is also affected by a rotate through carry instruction.
- AC is set if an operation results in a carry out of the low nibbles in addition, or no borrow from the high nibble into the low nibble in subtraction; otherwise AC is cleared.
- Z is set if the result of an arithmetic or logical operation is zero; otherwise Z is cleared.
- OV is set if an operation results in a carry into the highest-order bit but not a carry out of the highest-order bit, or vice versa; otherwise OV is cleared.

Rev. 1.30 22 May 22, 2023



- PDF is cleared by a system power-up or executing the "CLR WDT" instruction. PDF is set by executing the "HALT" instruction.
- TO is cleared by a system power-up or executing the "CLR WDT" or "HALT" instruction. TO is set by a WDT time-out.

In addition, on entering an interrupt sequence or executing a subroutine call, the status register will not be pushed onto the stack automatically. If the contents of the status registers are important and if the subroutine can corrupt the status register, precautions must be taken to correctly save it.

• STATUS Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	TO	PDF	OV	Z	AC	С
R/W	_	_	R	R	R/W	R/W	R/W	R/W
POR	_	_	0	0	Х	Х	х	Х

"x": unknown

Bit 7~6 Unimplemented, read as "0"

Bit 5 TO: Watchdog Time-Out flag

0: After power up or executing the "CLR WDT" or "HALT" instruction

1: A watchdog time-out occurred.

Bit 4 **PDF**: Power down flag

0: After power up or executing the "CLR WDT" instruction

1: By executing the "HALT" instruction

Bit 3 **OV**: Overflow flag

0: no overflow

1: an operation results in a carry into the highest-order bit but not a carry out of the highest-order bit or vice versa.

Bit 2 Z: Zero flag

0: The result of an arithmetic or logical operation is not zero

1: The result of an arithmetic or logical operation is zero

Bit 1 AC: Auxiliary flag

0: no auxiliary carry

1: an operation results in a carry out of the low nibbles in addition, or no borrow from the high nibble into the low nibble in subtraction

Bit 0 C: Carry flag

0: no carry-out

1: an operation results in a carry during an addition operation or if a borrow does not take place during a subtraction operation

C is also affected by a rotate through carry instruction.



Oscillators

Various oscillator options offer the user a wide range of functions according to their various application requirements. The flexible features of the oscillator functions ensure that the best optimisation can be achieved in terms of speed and power saving. Oscillator selections and operation are selected through the application program and relevant control registers.

Oscillator Overview

In addition to being the source of the main system clock the oscillators also provide clock sources for the Watchdog Timer and Time Base Interrupts. Two fully integrated internal oscillators, requiring no external components, are provided to form a range of both fast and slow system oscillators. The higher frequency oscillator provides higher performance but carry with it the disadvantage of higher power requirements, while the opposite is of course true for the lower frequency oscillator. With the capability of dynamically switching between fast and slow system clock, the device has the flexibility to optimize the performance/power ratio, a feature especially important in power sensitive portable applications.


Туре	Name	Frequency
Internal High Speed RC	HIRC	8MHz
Internal Low Speed RC	LIRC	32kHz

Oscillator Types

System Clock Configurations

There are two oscillator sources, a high speed oscillator and a low speed oscillator. The high speed oscillator is the internal 8MHz RC oscillator, HIRC. The low speed oscillator is the internal 32kHz RC oscillator, LIRC.

The frequency of the slow speed or high speed system clock is also determined using the CKS2~CKS0 bits in the SCC register. Note that two oscillator selections must be made namely one high speed and one low speed system oscillators. It is not possible to choose a no-oscillator selection for either the high or low speed oscillator.



System Clock Configurations

High Speed Internal RC Oscillator - HIRC

The high speed internal RC oscillator is a fully integrated system oscillator requiring no external components. The internal RC oscillator has a fixed frequency of 8MHz. Device trimming during the manufacturing process and the inclusion of internal frequency compensation circuits are used to ensure that the influence of the power supply voltage, temperature and process variations on the oscillation frequency are minimised.

Rev. 1.30 24 May 22, 2023



Internal 32kHz Oscillator - LIRC

The internal 32kHz System Oscillator is a fully integrated RC oscillator with a typical frequency of 32kHz at 5V, requiring no external components for its implementation. Device trimming during the manufacturing process and the inclusion of internal frequency compensation circuits are used to ensure that the influence of the power supply voltage, temperature and process variations on the oscillation frequency are minimised.


Operating Modes and System Clocks

Present day applications require that their microcontrollers have high performance but often still demand that they consume as little power as possible, conflicting requirements that are especially true in battery powered portable applications. The fast clocks required for high performance will by their nature increase current consumption and of course vice-versa, lower speed clocks reduce current consumption. As Holtek has provided the device with both high and low speed clock sources and the means to switch between them dynamically, the user can optimise the operation of their microcontroller to achieve the best performance/power ratio.

System Clocks

The device has many different clock sources for both the CPU and peripheral function operation. By providing the user with a wide range of clock selections using register programming, a clock system can be configured to obtain maximum application performance.

The main system clock, can come from either a high frequency, $f_{\rm H}$, or low frequency, $f_{\rm SUB}$, source, and is selected using the CKS2~CKS0 bits in the SCC register. The high speed system clock is sourced from HIRC oscillator. The low speed system clock source can be sourced from the LIRC oscillator. The other choice, which is a divided version of the high speed system oscillator has a range of $f_{\rm H}/2\sim f_{\rm H}/64$.



Device Clock Configurations

Note: When the system clock source f_{SYS} is switched to f_{SUB} from f_H , the high speed oscillator can be stopped to conserve the power or continue to oscillate to provide the clock source, $f_{H}\sim f_H/64$, for peripheral circuit to use, which is determined by configuring the corresponding high speed oscillator enable control bit.



System Operation Modes

There are six different modes of operation for the microcontroller, each one with its own special characteristics and which can be chosen according to the specific performance and power requirements of the application. There are two modes allowing normal operation of the microcontroller, the NORMAL Mode and SLOW Mode. The remaining four modes, the SLEEP, IDLE0, IDLE1 and IDLE2 Mode are used when the microcontroller CPU is switched off to conserve power.

Operation	CPU	Relat	ted Regis	ter value				
Mode	CPU	FHIDEN	FSIDEN	CKS[2:0]	fsys	fн	f _{suв}	f _{LIRC}
NORMAL Mode	On	х	х	000~110	On	On	On	On
SLOW Mode	On	х	х	111	On	On/Off ⁽¹⁾	On	On
IDLE0 Mode	Off	off 0	1	000~110	Off	Off	On	On
IDLEO Mode	Oli		'	111	On	Oii	OII	OII
IDLE1 Mode	Off	1	1	XXX	On	On	On	On
IDI F2 Mode	Off	1	0	000~110	On	On	Off	On
IDLEZ Mode	Oll	'		111	Off	On	Oll	On
SLEEP Mode	Off	0	0	XXX	Off	Off	Off	On/Off ⁽²⁾

"x ": Don't care

Note: 1. The f_H clock will be switched on or off by configuring the corresponding oscillator enable bit in the SLOW mode.

2. The f_{LIRC} clock can be switched on or off which is controlled by the WDT function being enabled or disabled in the SLEEP mode.

NORMAL Mode

As the name suggests this is one of the main operating modes where the microcontroller has all of its functions operational and where the system clock is provided by one of the high speed oscillator. This mode operates allowing the microcontroller to operate normally with a clock source will come from the high speed oscillator, HIRC. The high speed oscillator will however first be divided by a ratio ranging from 1 to 64, the actual ratio being selected by the CKS2~CKS0 bits in the SCC register. Although a high speed oscillator is used, running the microcontroller at a divided clock ratio reduces the operating current.

SLOW Mode

This is also a mode where the microcontroller operates normally although now with a slower speed clock source. The clock source used will be from f_{SUB}. The f_{SUB} clock is derived from the LIRC oscillator.

SLEEP Mode

The SLEEP Mode is entered when an HALT instruction is executed and when the FHIDEN and FSIDEN bit are low. In the SLEEP mode the CPU will be stopped, and the f_{SUB} clock to peripheral will be stopped too. However the f_{LIRC} clock can still continue to operate if the WDT function is enabled.

IDLE0 Mode

The IDLE0 Mode is entered when an HALT instruction is executed and when the FHIDEN bit in the SCC register is low and the FSIDEN bit in the SCC register is high. In the IDLE0 Mode the CPU will be switched off but the low speed oscillator will be turned on to drive some peripheral functions.

Rev. 1.30 26 May 22, 2023



IDLE1 Mode

The IDLE1 Mode is entered when an HALT instruction is executed and when the FHIDEN bit in the SCC register is high and the FSIDEN bit in the SCC register is high. In the IDLE1 Mode the CPU will be switched off but both the high and low speed oscillators will be turned on to provide a clock source to keep some peripheral functions operational.

IDLE2 Mode

The IDLE2 Mode is entered when an HALT instruction is executed and when the FHIDEN bit in the SCC register is high and the FSIDEN bit in the SCC register is low. In the IDLE2 Mode the CPU will be switched off but the high speed oscillator will be turned on to provide a clock source to keep some peripheral functions operational.

Control Register

The registers, SCC and HIRCC, are used to control the system clock and the corresponding oscillator configurations.

Register		Bit										
Name	7	6	5	4	3	2	1	0				
SCC	CKS2	CKS1	CKS0	_	_	_	FHIDEN	FSIDEN				
HIRCC	_	_	_	_	_	_	HIRCF	HIRCEN				

System Operating Mode Control Registers List

SCC Register

Bit	7	6	5	4	3	2	1	0
Name	CKS2	CKS1	CKS0	_	_	_	FHIDEN	FSIDEN
R/W	R/W	R/W	R/W	_	_	_	R/W	R/W
POR	0	0	0	_	_	_	0	0

Bit 7~5 CKS2~CKS0: System clock selection

000: f_H 001: f_H/2 010: f_H/4 011: f_H/8 100: f_H/16 101: f_H/32 110: f_H/64 111: f_{SUB}

These three bits are used to select which clock is used as the system clock source. In addition to the system clock source directly derived from f_H or f_{SUB} , a divided version of the high speed system oscillator can also be chosen as the system clock source.

Bit 4~2 Unimplemented, read as "0"

Bit 1 FHIDEN: High Frequency oscillator control when CPU is switched off

0: Disable 1: Enable

This bit is used to control whether the high speed oscillator is activated or stopped when the CPU is switched off by executing an "HALT" instruction.

Bit 0 FSIDEN: Low Frequency oscillator control when CPU is switched off

0: Disable 1: Enable

This bit is used to control whether the low speed oscillator is activated or stopped when the CPU is switched off by executing an "HALT" instruction.



· HIRCC Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	_	HIRCF	HIRCEN
R/W	_	_	_	_	_	_	R/W	R/W
POR	_	_	_	_	_	_	0	1

Bit 7~2 Unimplemented, read as "0"

Bit 1 HIRCF: HIRC oscillator stable flag

0: Unstable 1: Stable

This bit is used to indicate whether the HIRC oscillator is stable or not. When the HIRCEN bit is set to 1 to enable the HIRC oscillator, the HIRCF bit will first be

cleared to 0 and then set to 1 after the HIRC oscillator is stable.


Bit 0 HIRCEN: HIRC oscillator enable control

0: Disable 1: Enable

Operating Mode Switching

The device can switch between operating modes dynamically allowing the user to select the best performance/power ratio for the present task in hand. In this way microcontroller operations that do not require high performance can be executed using slower clocks thus requiring less operating current and prolonging battery life in portable applications.

In simple terms, mode switching between the NORMAL Mode and SLOW Mode is executed using the CKS2~CKS0 bits in the SCC register while mode switching from the NORMAL/SLOW Modes to the SLEEP/IDLE Modes is executed via the HALT instruction. When an HALT instruction is executed, whether the devices enter the IDLE Mode or the SLEEP Mode is determined by the condition of the FHIDEN and FSIDEN bits in the SCC register.




Rev. 1.30 28 May 22, 2023



NORMAL Mode to SLOW Mode Switching

When running in the NORMAL Mode, which uses the high speed system oscillator, and therefore consumes more power, the system clock can switch to run in the SLOW Mode by set the CKS2~CKS0 bits to "111" in the SCC register. This will then use the low speed system oscillator which will consume less power. Users may decide to do this for certain operations which do not require high performance and can subsequently reduce power consumption.

The SLOW Mode is sourced from the LIRC oscillator and therefore requires this oscillator to be stable before full mode switching occurs.






SLOW Mode to NORMAL Mode Switching

In SLOW mode the system clock is derived from f_{SUB} . When system clock is switched back to the NORMAL mode from f_{SUB} , the CKS2~CKS0 bits should be set to "000" ~"110" and then the system clock will respectively be switched to $f_{H^{\sim}}$ $f_{H^{\prime}}$ 64.

However, if f_H is not used in SLOW mode and thus switched off, it will take some time to reoscillate and stabilise when switching to the NORMAL mode from the SLOW Mode. This is monitored using the HIRCF bit in the HIRCC register. The time duration required for the high speed system oscillator stabilization is specified in the A.C. characteristics.



Entering the SLEEP Mode

There is only one way for the device to enter the SLEEP Mode and that is to execute the "HALT" instruction in the application program with both the FHIDEN and FSIDEN bits in the SCC register equal to "0". When this instruction is executed under the conditions described above, the following will occur:

- The system clock will be stopped and the application program will stop at the "HALT" instruction.
- The Data Memory contents and registers will maintain their present condition.
- The I/O ports will maintain their present conditions.
- In the status register, the Power Down flag, PDF, will be set and the Watchdog time-out flag, TO, will be cleared.
- The WDT will be cleared and resume counting if the WDT function is enabled. If the WDT function is disabled, the WDT will be cleared and then stopped.

Rev. 1.30 30 May 22, 2023



Entering the IDLE0 Mode

There is only one way for the device to enter the IDLE0 Mode and that is to execute the "HALT" instruction in the application program with the FHIDEN bit in the SCC register equal to "0" and the FSIDEN bit in the SCC register equal to "1". When this instruction is executed under the conditions described above, the following will occur:

- The f_H clock will be stopped and the application program will stop at the "HALT" instruction, but the f_{SUB} clock will be on.
- The Data Memory contents and registers will maintain their present condition.
- The I/O ports will maintain their present conditions.
- In the status register, the Power Down flag, PDF, will be set and the Watchdog time-out flag, TO, will be cleared.
- The WDT will be cleared and resume counting if the WDT function is enabled. If the WDT function is disabled, the WDT will be cleared and then stopped.

Entering the IDLE1 Mode

There is only one way for the device to enter the IDLE1 Mode and that is to execute the "HALT" instruction in the application program with both the FHIDEN and FSIDEN bits in the SCC register equal to "1". When this instruction is executed under the conditions described above, the following will occur:

- The f_H and f_{SUB} clocks will be on but the application program will stop at the "HALT" instruction.
- The Data Memory contents and registers will maintain their present condition.
- The I/O ports will maintain their present conditions.
- In the status register, the Power Down flag, PDF, will be set and the Watchdog time-out flag, TO, will be cleared.
- The WDT will be cleared and resume counting if the WDT function is enabled. If the WDT function is disabled, the WDT will be cleared and then stopped.

Entering the IDLE2 Mode

There is only one way for the device to enter the IDLE2 Mode and that is to execute the "HALT" instruction in the application program with the FHIDEN bit in the SCC register equal to "1" and the FSIDEN bit in SCC register equal to "0". When this instruction is executed under the conditions described above, the following will occur:

- The f_H clock will be on but the f_{SUB} clock will be off and the application program will stop at the "HALT" instruction.
- The Data Memory contents and registers will maintain their present condition.
- The I/O ports will maintain their present conditions.
- In the status register, the Power Down flag, PDF, will be set and the Watchdog time-out flag, TO, will be cleared.
- The WDT will be cleared and resume counting if the WDT function is enabled. If the WDT function is disabled, the WDT will be cleared and then stopped.



Standby Current Considerations

As the main reason for entering the SLEEP or IDLE Mode is to keep the current consumption of the device to as low a value as possible, perhaps only in the order of several micro-amps except in the IDLE1 and IDLE2 Mode, there are other considerations which must also be taken into account by the circuit designer if the power consumption is to be minimised. Special attention must be made to the I/O pins on the device. All high-impedance input pins must be connected to either a fixed high or low level as any floating input pins could create internal oscillations and result in increased current consumption. These must either be setup as outputs or if setup as inputs must have pull-high resistors connected.

Care must also be taken with the loads, which are connected to I/O pins, which are setup as outputs. These should be placed in a condition in which minimum current is drawn or connected only to external circuits that do not draw current, such as other CMOS inputs. Also note that additional standby current will also be required if the LIRC oscillator has enabled.

In the IDLE1 and IDLE2 Mode the high speed oscillator is on, if the peripheral function clock source is derived from the high speed oscillator, the additional standby current will also be perhaps in the order of several hundred micro-amps.

Wake-up

To minimise power consumption the device can enter the SLEEP or any IDLE Mode, where the CPU will be switched off. However, when the device is woken up again, it will take a considerable time for the original system oscillator to restart, stablise and allow normal operation to resume.

After the system enters the SLEEP or IDLE Mode, it can be woken up from one of various sources listed as follows:

- · An external falling edge on Port A
- · A system interrupt
- · A WDT overflow

When the device executes the "HALT" instruction, the PDF flag will be set to 1. The PDF flag will be cleared to 0 if the device experiences a system power-up or executes the clear Watchdog Timer instruction. If the system is woken up by a WDT overflow, a Watchdog Timer reset will be initiated and the TO flag will be set to 1. The TO flag is set if a WDT time-out occurs and causes a wake-up that only resets the Program Counter and Stack Pointer, other flags remain in their original status.

Each pin on Port A can be setup using the PAWU register to permit a negative transition on the pin to wake up the system. When a Port A pin wake-up occurs, the program will resume execution at the instruction following the "HALT" instruction. If the system is woken up by an interrupt, then two possible situations may occur. The first is where the related interrupt is disabled or the interrupt is enabled but the stack is full, in which case the program will resume execution at the instruction following the "HALT" instruction. In this situation, the interrupt which woke up the device will not be immediately serviced, but will rather be serviced later when the related interrupt is finally enabled or when a stack level becomes free. The other situation is where the related interrupt is enabled and the stack is not full, in which case the regular interrupt response takes place. If an interrupt request flag is set high before entering the SLEEP or IDLE Mode, the wake-up function of the related interrupt will be disabled.

Rev. 1.30 32 May 22, 2023



Watchdog Timer

The Watchdog Timer is provided to prevent program malfunctions or sequences from jumping to unknown locations, due to certain uncontrollable external events such as electrical noise.

Watchdog Timer Clock Source

The Watchdog Timer clock source is provided by the internal clock, f_{LIRC} , which is sourced from the LIRC oscillator. The LIRC internal oscillator has an approximate frequency of 32kHz and this specified internal clock period can vary with V_{DD} , temperature and process variations. The Watchdog Timer source clock is then subdivided by a ratio of 2^8 to 2^{18} to give longer timeouts, the actual value being chosen using the WS2~WS0 bits in the WDTC register.

Watchdog Timer Control Register

A single register, WDTC, controls the required timeout period as well as the enable/disable and reset MCU operation. This register controls the overall operation of the Watchdog Timer.

WDTC Register

Bit	7	6	5	4	3	2	1	0
Name	WE4	WE3	WE2	WE1	WE0	WS2	WS1	WS0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	1	0	1	0	0	1	1

Bit 7~3 **WE4~WE0**: WDT function software control

10101: Disable 01010: Enable

Other values: Reset MCU

When these bits are changed to any other values due to environmental noise the microcontroller will be reset; this reset operation will be activated after a delay time, t_{SRESET}, and the WRF bit in the RSTFC register will be set high.

Bit 2~0 WS2~WS0: WDT time-out period selection

 $\begin{array}{c} 000B\colon 2^8/f_{LIRC} \\ 001B\colon 2^9/f_{LIRC} \\ 010B\colon 2^{10}/f_{LIRC} \end{array}$

011B: 211/fLIRC (default)

100B: 2¹²/f_{LIRC} 101B: 2¹³/f_{LIRC} 110B: 2¹⁴/f_{LIRC} 111B: 2¹⁵/f_{LIRC}

These three bits determine the division ratio of the Watchdog Timer source clock, which in turn determines the timeout period.

RSTFC Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	_	_	WRF
R/W	_	_	_	_	_	_	_	R/W
POR	_	_	_	_	_	_	_	0

Bit 7~1 Unimplemented, read as "0"

Bit 0 WRF: WDT control register software reset flag

0: Not occurred 1: Occurred

This bit is set to 1 by the WDT control register software reset and cleared by the application program. Note that this bit can only be cleared to 0 by the application program.



Watchdog Timer Operation

The Watchdog Timer operates by providing a device reset when its timer overflows. This means that in the application program and during normal operation the user has to strategically clear the Watchdog Timer before it overflows to prevent the Watchdog Timer from executing a reset. This is done using the clear watchdog instructions. If the program malfunctions for whatever reason, jumps to an unknown location, or enters an endless loop, these clear instructions will not be executed in the correct manner, in which case the Watchdog Timer will overflow and reset the device. There are five bits, WE4~WE0, in the WDTC register to offer additional enable/disable and reset control of the Watchdog Timer. The WDT function will be disabled when the WE4~WE0 bits are set to a value of 10101B. The WDT function will be enabled if the WE4~WE0 bits value is equal to 01010B. If the WE4~WE0 bits are set to any other values, other than 01010B and 10101B, it will reset the device after a delay time, t_{SRESET}. After power on these bits will have the value of 01010B.


WE4~WE0 Bits	WDT Function	
10101B	Disable	
01010B	Enable	
Any other value	Reset MCU	

Watchdog Timer Enable/Disable Control

Under normal program operation, a Watchdog Timer time-out will initialise a device reset and set the status bit TO. However, if the system is in the SLEEP or IDLE Mode, when a Watchdog Timer time-out occurs, the TO bit in the status register will be set and only the Program Counter and Stack Pointer will be reset. Three methods can be adopted to clear the contents of the Watchdog Timer. The first is a WDT reset, which means a certain value except 01010B and 10101B written into the WE4~WE0 bit filed, the second is using the Watchdog Timer software clear instruction and the third is via a HALT instruction.

There is only one method of using software instruction to clear the Watchdog Timer. That is to use the single "CLR WDT" instruction to clear the WDT.

The maximum time out period is when the 2^{18} division ratio is selected. As an example, with a 32kHz LIRC oscillator as its source clock, this will give a maximum watchdog period of around 8 seconds for the 2^{18} division ratio, and a minimum timeout of 8ms for the 2^{8} division ration.



Rev. 1.30 May 22, 2023



Reset and Initialisation

A reset function is a fundamental part of any microcontroller ensuring that the device can be set to some predetermined condition irrespective of outside parameters. The most important reset condition is after power is first applied to the microcontroller. In this case, internal circuitry will ensure that the microcontroller, after a short delay, will be in a well-defined state and ready to execute the first program instruction. After this power-on reset, certain important internal registers will be set to defined states before the program commences. One of these registers is the Program Counter, which will be reset to zero forcing the microcontroller to begin program execution from the lowest Program Memory address.


Another type of reset is when the Watchdog Timer overflows and resets the microcontroller. All types of reset operations result in different register conditions being setup.

Reset Functions

There are several ways in which a microcontroller reset can occur, through events occurring internally.

Power-on Reset


The most fundamental and unavoidable reset is the one that occurs after power is first applied to the microcontroller. As well as ensuring that the Program Memory begins execution from the first memory address, a power-on reset also ensures that certain other registers are preset to known conditions. All the I/O port and port control registers will power up in a high condition ensuring that all pins will be first set to inputs.



Power-On Reset Timing Chart

Watchdog Time-out Reset during Normal Operation


The Watchdog time-out Reset during normal operations in the NORMAL or SLOW mode is the same as a Power On reset except that the Watchdog time-out flag TO will be set to "1".



WDT Time-out Reset during Normal Operation Timing Chart

Watchdog Time-out Reset during SLEEP or IDLE Mode

The Watchdog time-out Reset during SLEEP or IDLE Mode is a little different from other kinds of reset. Most of the conditions remain unchanged except that the Program Counter and the Stack Pointer will be cleared to "0" and the TO flag will be set to "1". Refer to the A.C. Characteristics for t_{SST} details.



WDT Time-out Reset during SLEEP or IDLE Timing Chart



Reset Initial Conditions

The different types of reset described affect the reset flags in different ways. These flags, known as PDF and TO are located in the status register and are controlled by various microcontroller operations, such as the SLEEP or IDLE Mode function or Watchdog Timer. The reset flags are shown in the table:

ТО	PDF	Reset Conditions
0	0	Power-on reset
1	u	WDT time-out reset during NORMAL or SLOW Mode operation
1	1	WDT time-out reset during IDLE or SLEEP Mode operation

Note: "u" stands for unchanged

The following table indicates the way in which the various components of the microcontroller are affected after a power-on reset occurs.

Item	Condition after Reset	
Program Counter	Reset to zero	
Interrupts	All interrupts will be disabled	
WDT,Time Base	Clear after reset, WDT begins counting	
Timer Modules	Timer Modules will be turned off	
Input/Output Ports	I/O ports will be setup as inputs	
Stack Pointer	Stack Pointer will point to the top of the stack	

The different kinds of resets all affect the internal registers of the microcontroller in different ways. To ensure reliable continuation of normal program execution after a reset occurs, it is important to know what condition the microcontroller is in after a particular reset occurs. The following table describes how each type of reset affects each of the microcontroller internal registers. Note that where more than one package type exists the table will refelect the situation for the larger package type.

Register	Power On Reset	WDT Time-out (Normal Operation)	WDT Time-out (IDLE/SLEEP)
Program Counter	000H	000H	000H
MP0	1xxx xxxx	1xxx xxxx	1uuu uuuu
MP1	1xxx xxxx	1xxx xxxx	1uuu uuuu
ACC	XXXX XXXX	uuuu uuuu	uuuu uuuu
PCL	0000 0000	0000 0000	0000 0000
TBLP	XXXX XXXX	uuuu uuuu	uuuu uuuu
TBLH	XX XXXX	uu uuuu	uu uuuu
TBHP	X X	u u	u u
STATUS	00 xxxx	1u uuuu	11 uuuu
RSTFC	0	u	u
INTC0	-000 0000	-000 0000	-uuu uuuu
INTC1	0000	0000	uuuu
MFI0	0000	0000	u u u u
MFI1	0000	0000	uuuu
MFI2	0000	0000	u u u u
PA	1111 1111	1111 1111	uuuu uuuu
PAC	1111 1111	1111 1111	uuuu uuuu
PAPU	0000 0000	0000 0000	uuuu uuuu
PAWU	0000 0000	0000 0000	uuuu uuuu
WDTC	0101 0011	0101 0011	uuuu uuuu

Rev. 1.30 36 May 22, 2023



Register	Power On Reset	WDT Time-out	WDT Time-out
Register	Fower Off Reset	(Normal Operation)	(IDLE/SLEEP)
PSCR	0 0	0 0	u u
TBC	0000	0000	u u u u
SCC	00000	00000	u u u u u
HIRCC	0 1	0 1	u u
PAS0	0000 00	0000 00	uuuu uu
PAS1	0000 0000	0000 0000	uuuu uuuu
IFS	0	0	u
CTM0C0	0000 0000	0000 0000	uuuu uuuu
CTM0C1	0000 0000	0000 0000	uuuu uuuu
CTM0DL	0000 0000	0000 0000	uuuu uuuu
CTM0DH	0 0	0 0	u u
CTM0AL	0000 0000	0000 0000	uuuu uuuu
CTM0AH	00	00	u u
CTM1C0	0000 0000	0000 0000	uuuu uuuu
CTM1C1	0000 0000	0000 0000	uuuu uuuu
CTM1DL	0000 0000	0000 0000	uuuu uuuu
CTM1DH	0 0	0 0	u u
CTM1AL	0000 0000	0000 0000	uuuu uuuu
CTM1AH	00	00	u u
CTM2C0	0000 0000	0000 0000	uuuu uuuu
CTM2C1	0000 0000	0000 0000	uuuu uuuu
CTM2DL	0000 0000	0000 0000	uuuu uuuu
CTM2DH	0 0	0 0	u u
CTM2AL	0000 0000	0000 0000	uuuu uuuu
CTM2AH	0 0	0 0	u u
CASCON	-100 0000	-100 0000	-uuu uuuu
CASPRE	000	000	u u u
CASTH	0 0111	0 0111	u uuuu
D0CNT	0 0100	0 0100	u uuuu
D1CNT	0 1010	0 1010	u uuuu
PCNT	0001 1000	0001 1000	uuuu uuuu
RCNT	1000 0000	1000 0000	uuuu uuuu
CASD0	0000 0000	0000 0000	uuuu uuuu
CASD1	0000 0000	0000 0000	uuuu uuuu
CASD2	0000 0000	0000 0000	uuuu uuuu
INTCON	0000 0000	0000 0000	uuuu uuuu
ccs	001000	001000	uuuuuu

Note: "u" stands for unchanged

"x" stands for unknown

"-" stands for Unimplemented



Input/Output Ports

Holtek microcontrollers offer considerable flexibility on their I/O ports. With the input or output designation of every pin fully under user program control, pull-high selections for all ports and wake-up selections on certain pins, the user is provided with an I/O structure to meet the needs of a wide range of application possibilities.

The device provides bidirectional input/output lines labeled with port name PA. These I/O ports are mapped to the RAM Data Memory with specific addresses as shown in the Special Purpose Data Memory table. All of these I/O ports can be used for input and output operations. For input operation, these ports are non-latching, which means the inputs must be ready at the T2 rising edge of instruction "MOV A, [m]", where m denotes the port address. For output operation, all the data is latched and remains unchanged until the output latch is rewritten.

Register	Bit								
Name	7	6	5	4	3	2	1	0	
PA	PA7	PA6	PA5	PA4	PA3	PA2	PA1	PA0	
PAC	PAC7	PAC6	PAC5	PAC4	PAC3	PAC2	PAC1	PAC0	
PAPU	PAPU7	PAPU6	PAPU5	PAPU4	PAPU3	PAPU2	PAPU1	PAPU0	
PAWU	PAWU7	PAWU6	PAWU5	PAWU4	PAWU3	PAWU2	PAWU1	PAWU0	

I/O Logic Function Register List

Pull-high Resistors

Many product applications require pull-high resistors for their switch inputs usually requiring the use of an external resistor. To eliminate the need for these external resistors, all I/O pins, when configured as an input have the capability of being connected to an internal pull-high resistor. These pull-high resistors are selected using the relevant pull-high control registers PAPU, and are implemented using weak PMOS transistors.

Note that the pull-high resistor can be controlled by the relevant pull-high control registers only when the pin-shared functional pin is selected as a input or NMOS output. Otherwise, the pull-high resistors cannot be enabled.

PAPU Register

Bit	7	6	5	4	3	2	1	0
Name	PAPU7	PAPU6	PAPU5	PAPU4	PAPU3	PAPU2	PAPU1	PAPU0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **PAPU7~PAPU0**: Port A bit 7 ~ bit 0 Pull-high Control

0: Disable1: Enable

Port A Wake-up

The HALT instruction forces the microcontroller into the SLEEP or IDLE Mode which preserves power, a feature that is important for battery and other low-power applications. Various methods exist to wake-up the microcontroller, one of which is to change the logic condition on one of the Port A pins from high to low. This function is especially suitable for applications that can be woken up via external switches. Each pin on Port A can be selected individually to have this wake-up feature using the PAWU register.

Note that the wake-up function can be controlled by the wake-up control registers only when the pin-shared functional pin is selected as general purpose input/output and the MCU enters the Power down mode.

Rev. 1.30 38 May 22, 2023



PAWU Register

ĺ	Bit	7	6	5	4	3	2	1	0
	Name	PAWU7	PAWU6	PAWU5	PAWU4	PAWU3	PAWU2	PAWU1	PAWU0
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
ĺ	POR	0	0	0	0	0	0	0	0

Bit 7~0 **PAWU7~PAWU0**: Port A bit 7 ~ bit 0 Wake-up Control

0: Disable 1: Enable

I/O Port Control Registers

Each I/O port has its own control register known as PAC, to control the input/output configuration. With this control register, each CMOS output or input can be reconfigured dynamically under software control. Each pin of the I/O ports is directly mapped to a bit in its associated port control register. For the I/O pin to function as an input, the corresponding bit of the control register must be written as a "1". This will then allow the logic state of the input pin to be directly read by instructions. When the corresponding bit of the control register is written as a "0", the I/O pin will be setup as a CMOS output. If the pin is currently setup as an output, instructions can still be used to read the output register. However, it should be noted that the program will in fact only read the status of the output data latch and not the actual logic status of the output pin.

PAC Register

Bit	7	6	5	4	3	2	1	0
Name	PAC7	PAC6	PAC5	PAC4	PAC3	PAC2	PAC1	PAC0
R/W								
POR	1	1	1	1	1	1	1	1

Bit 7~0 **PAC7~PAC0**: Port A bit 7 ~ bit 0 Input/Output Control

0: Output 1: Input

Pin-shared Functions

The flexibility of the microcontroller range is greatly enhanced by the use of pins that have more than one function. Limited numbers of pins can force serious design constraints on designers but by supplying pins with multi-functions, many of these difficulties can be overcome. For these pins, the desired function of the multi-function I/O pins is selected by a series of registers via the application program control.

Pin-shared Function Selection Registers

The limited number of supplied pins in a package can impose restrictions on the amount of functions a certain device can contain. However by allowing the same pins to share several different functions and providing a means of function selection, a wide range of different functions can be incorporated into even relatively small package sizes. The device includes Port "A" pin shared function selection registers, labeled as PASn, and input function selection register, labeled as IFS, which can select the desired functions of the multi-function pin-shared pins.

When the pin-shared input function is selected to be used, the corresponding input and output functions selection should be properly managed. For example, if the cascading transceiver interface is used, the corresponding pin-shared function should be configured as the cascading transceiver interface function by configuring the PAS0 register and the cascading transceiver interface signal input pin should be properly selected using the IFS register. If the external interrupt function is selected to be used, the relevant pin-shared function should be selected as an I/O function and the interrupt input signal active edge should be selected.



The most important point to note is to make sure that the desired pin-shared function is properly selected and also deselected. For most pin-shared functions, to select the desired pin-shared function, the pin-shared function should first be correctly selected using the corresponding pin-shared control register. After that the corresponding peripheral functional setting should be configured and then the peripheral function can be enabled. However, a special point must be noted for some digital input pins, such as CASDI, etc, which share the same pin-shared control configuration with their corresponding general purpose I/O functions when setting the relevant pin-shared control bit fields. To select these pin functions, in addition to the necessary pin-shared control and peripheral functional setup aforementioned, they must also be setup as an input by setting the corresponding bit in the I/O port control register. To correctly deselect the pin-shared function, the peripheral function should first be disabled and then the corresponding pin-shared function control register can be modified to select other pin-shared functions.

Register		Bit									
Name	7	6	5	4	3	2	1	0			
PAS0	PAS07	PAS06	PAS05	PAS04	PAS03	PAS02	_	_			
PAS1	PAS17	PAS16	PAS15	PAS14	PAS13	PAS12	PAS11	PAS10			
IFS	_	_	_	_	_	_	_	IFS0			

Pin-shared Function Selection Registers List

PAS0 Register

Bit	7	6	5	4	3	2	1	0
Name	PAS07	PAS06	PAS05	PAS04	PAS03	PAS02	_	_
R/W	R/W	R/W	R/W	R/W	R/W	R/W	_	_
POR	0	0	0	0	0	0	_	_

Bit 7~6 PAS07~PAS06: PA3 Pin-shared function selection

00: PA3

01: PA3

10: PA3

11: CASDI

Bit 5~4 PAS05~PAS04: PA2 Pin-shared function selection

00: PA2

01: PA2

10: PA2

11: CASDI

Bit 3~2 PAS03~PAS02: PA1 Pin-shared function selection

00: PA1

01: PA1

10: PA1

11: CASDO

Bit 1~0 Unimplemented, read as "0"

PAS1 Register

Bit	7	6	5	4	3	2	1	0
Name	PAS17	PAS16	PAS15	PAS14	PAS13	PAS12	PAS11	PAS10
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 PAS17~PAS16: PA7 Pin-Shared function selection

00: PA7

01: PA7

10: PA7

11: CCO2



Bit 5~4 PAS15~PAS14: PA6 Pin-Shared function selection

00: PA6 01: PA6 10: PA6 11: CCO1

Bit 3~2 PAS13~PAS12: PA5 Pin-Shared function selection

00: PA5 01: PA5 10: PA5 11: CCO0

Bit 1~0 PAS11~PAS10: PA4 Pin-Shared function selection

00: PA4 01: PA4 10: PA4 11: CASDO

· IFS Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	_	_	IFS0
R/W	_	_	_	_	_	_	_	R/W
POR	_	_	_	_	_	_	_	0


Bit 7~1 Unimplemented, read as "0"

Bit 0 IFS0: Cascading Transceiver interface source selection

0: PA3 1: PA2

I/O Pin Structures

The accompanying diagram illustrates the internal structure of the I/O logic function. As the exact logical construction of the I/O pin will differ from this drawing, it is supplied as a guide only to assist with the functional understanding of the I/O logic function. The wide range of pin-shared structures does not permit all types to be shown.



Rev. 1.30 41 May 22, 2023



Programming Considerations

Within the user program, one of the first things to consider is port initialisation. After a reset, all of the I/O data and port control registers will be set high. This means that all I/O pins will default to an input state, the level of which depends on the other connected circuitry and whether pull-high selections have been chosen. If the port control register, PAC, are then programmed to setup some pins as outputs, these output pins will have an initial high output value unless the associated port data register, PA, are first programmed. Selecting which pins are inputs and which are outputs can be achieved byte-wide by loading the correct values into the appropriate port control register or by programming individual bits in the port control register using the "SET [m].i" and "CLR [m].i" instructions. Note that when using these bit control instructions, a read-modify-write operation takes place. The microcontroller must first read in the data on the entire port, modify it to the required new bit values and then rewrite this data back to the output ports.

Port A has the additional capability of providing wake-up functions. When the device is in the SLEEP or IDLE Mode, various methods are available to wake the device up. One of these is a high to low transition of any of the Port A pins. Single or multiple pins on Port A can be setup to have this function.

Rev. 1.30 42 May 22, 2023



Timer Modules - TM

One of the most fundamental functions in any microcontroller device is the ability to control and measure time. To implement time related functions this device includes several Timer Modules, abbreviated to the name TM. The TMs are multi-purpose timing units and serve to provide operations such as Timer/Counter, Compare Match Output as well as being the functional unit for the generation of PWM signals. Each of the TMs has two individual interrupts. The addition of input and output pins for each TM ensures that users are provided with timing units with a wide and flexible range of features.

The general features of the Compact type TM are described here with more detailed information provided in the Compact type TM section.

Introduction

The device contains three Compact type TMs having a reference name of CTM0, CTM1 and CTM2. The common features to the Compact TMs will be described in this section and the detailed operation will be described in the corresponding sections. The main features of the CTM are summarised in the accompanying table.

Function	СТМ
Timer/Counter	√
Input Capture	_
Compare Match Output	√
PWM Channels	1
Single Pulse Output	_
PWM Alignment	Edge
PWM Adjustment Period & Duty	Duty or Period

TM Function Summary

TM Operation

The Compact type TMs offer a diverse range of functions, from simple timing operations to PWM signal generation. The key to understanding how the TM operates is to see it in terms of a free running counter whose value is then compared with the value of pre-programmed internal comparators. When the free running counter has the same value as the pre-programmed comparator, known as a compare match situation, a TM interrupt signal will be generated which can clear the counter and perhaps also change the condition of the TM output pin. The internal TM counter is driven by a user selectable clock source, which can be an internal clock.

TM Clock Source

The clock source which drives the main counter in the TM can originate from various sources. The selection of the required clock source is implemented using the CTnCK2 \sim CTnCK0 bits in the CTMn control registers. The clock source can be a ratio of the system clock f_{SYS} or the internal high clock f_{H} , the f_{SUB} clock source.

TM Interrupts

The Compact type TMs each have two internal interrupts, one for each of the internal comparator A or comparator P, which generate a TM interrupt when a compare match condition occurs. When a TM interrupt is generated it can be used to clear the counter and also to change the state of the TM output pin.



TM External Pins

The TMs each have two output pins, CTPn and CTPnB. The CTPnB is the inverted signal of the CTPn output. When the TM is in the Compare Match Output Mode, these pins can be controlled by the TM to switch to a high or low level or to toggle when a compare match situation occurs. The external CTPn and CTPnB output pins are also the pins where the TM generates the PWM output waveform.


CTM0 Output	CTM1 Output	CTM2 Output
CTP0, CTP0B	CTP1, CTP1B	CTP1, CTP1B

TM External Pins

Programming Considerations

The TM Counter Registers, the Capture/Compare CCRA register, being 10-bit, has a low and high byte structure. The high byte can be directly accessed, but as the low byte can only be accessed via an internal 8-bit buffer, reading or writing to this register pair must be carried out in a specific way. The important point to note is that data transfer to and from the 8-bit buffer and its related low byte only takes place when a write or read operation to its corresponding high byte is executed.

As the CCRA register is implemented in the way shown in the following diagram and accessing these registers is carried out in a specific way described above, it is recommended to use the "MOV" instruction to access the CCRA low byte register, named CTMnAL, using the following access procedures. Accessing the CCRA low byte register without following these access procedures will result in unpredictable values.



The following steps show the read and write procedures:


- Writing Data to CCRA
 - Step 1. Write data to Low Byte CTMnAL
 - Note that here data is only written to the 8-bit buffer.
 - Step 2. Write data to High Byte CTMnAH
 - Here data is written directly to the high byte registers and simultaneously data is latched from the 8-bit buffer to the Low Byte registers.
- · Reading Data from the Counter Registers and or CCRA
 - Step 1. Read data from the High Byte CTMnDH or CTMnAH
 - Here data is read directly from the High Byte registers and simultaneously data is latched from the Low Byte register into the 8-bit buffer.
 - Step 2. Read data from the Low Byte CTMnDL or CTMnAL
 - This step reads data from the 8-bit buffer.

Rev. 1.30 44 May 22, 2023



Compact Type TM - CTM

Although the simplest form of the three TM types, the Compact TM type still contains three operating modes, which are Compare Match Output, Timer/Event Counter and PWM Output modes. The Compact TM can drive two external output pins.



Note: The CTPn pin can be source for RGBn PWM input. More information is provided in the Constant Current LED Driver section.

Compact Type TM Block Diagram (n=0~2)

Compact TM Operation

The Compact Type TM core is a 10-bit count-up counter which is driven by a user selectable internal or external clock source. There are also two internal comparators with the names, Comparator A and Comparator P. These comparators will compare the value in the counter with CCRP and CCRA registers. The CCRP is three bits wide whose value is compared with the highest three bits in the counter while the CCRA is the ten bits and therefore compares with all counter bits.

The only way of changing the value of the 10-bit counter using the application program, is to clear the counter by changing the CTnON bit from low to high. The counter will also be cleared automatically by a counter overflow or a compare match with one of its associated comparators. When these conditions occur, a CTMn interrupt signal will also usually be generated. The Compact Type TM can operate in a number of different operational modes, can be driven by different clock sources and can also control two output pins. All operating setup conditions are selected using relevant internal registers.

Compact Type TM Register Description

Overall operation of the Compact Type TM is controlled using a series of registers. A read only register pair exists to store the internal counter 10-bit value, while a read/write register pair exists to store the internal 10-bit CCRA value. The remaining two registers are control registers which setup the different operating and control modes as well as the three CCRP bits.

Register		Bit										
Name	7	6	5	4	3	2	1	0				
CTMnC0	CTnPAU	CTnCK2	CTnCK1	CTnCK0	CTnON	CTnRP2	CTnRP1	CTnRP0				
CTMnC1	CTnM1	CTnM0	CTnIO1	CTnIO0	CTnOC	CTnPOL	CTnDPX	CTnCCLR				
CTMnDL	D7	D6	D5	D4	D3	D2	D1	D0				
CTMnDH	_	_	_	_	_	_	D9	D8				
CTMnAL	D7	D6	D5	D4	D3	D2	D1	D0				
CTMnAH	_	_	_	_	_	_	D9	D8				

10-bit Compact TM Register List



CTMnC0 Register

Bit	7	6	5	4	3	2	1	0
Name	CTnPAU	CTnCK2	CTnCK1	CTnCK0	CTnON	CTnRP2	CTnRP1	CTnRP0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7 CTnPAU: CTMn Counter Pause Control

0: Run 1: Pause

The counter can be paused by setting this bit high. Clearing the bit to zero restores normal counter operation. When in a Pause condition the CTM will remain powered up and continue to consume power. The counter will retain its residual value when this bit changes from low to high and resume counting from this value when the bit changes to a low value again.

Bit 6~4 CTnCK2~CTnCK0: Select CTMn Counter clock

000: f_{SYS}/4 001: f_{SYS} 010: f_H/16 011: f_H/64 100: f_{SUB} 101: f_{SUB}

110: Undefined, cannot be selected 111: Undefined, cannot be selected

These three bits are used to select the clock source for the CTM. The clock source f_{SYS} is the system clock, while f_H and f_{SUB} are other internal clocks, the details of which can be found in the oscillator section.

Bit 3 CTnON: CTMn Counter On/Off Control

0: Off 1: On

This bit controls the overall on/off function of the CTM. Setting the bit high enables the counter to run, clearing the bit disables the CTM. Clearing this bit to zero will stop the counter from counting and turn off the CTM which will reduce its power consumption. When the bit changes state from low to high the internal counter value will be reset to zero, however when the bit changes from high to low, the internal counter will retain its residual value until the bit returns high again.

If the CTM is in the Compare Match Output Mode or the PWM Output Mode then the CTM output pin will be reset to its initial condition, as specified by the CTnOC bit, when the CTnON bit changes from low to high.

Bit 2~0 CTnRP2~CTnRP0: CTMn CCRP 3-bit register, compared with the CTMn Counter bit 9~bit 7 Comparator P Match Period

000: 1024 CTMn clocks 001: 128 CTMn clocks 010: 256 CTMn clocks 011: 384 CTMn clocks 100: 512 CTMn clocks 101: 640 CTMn clocks 110: 768 CTMn clocks 111: 896 CTMn clocks

These three bits are used to setup the value on the internal CCRP 3-bit register, which are then compared with the internal counter's highest three bits. The result of this comparison can be selected to clear the internal counter if the CTnCCLR bit is set to zero. Setting the CTnCCLR bit to zero ensures that a compare match with the CCRP values will reset the internal counter. As the CCRP bits are only compared with the highest three counter bits, the compare values exist in 128 clock cycle multiples. Clearing all three bits to zero is in effect allowing the counter to overflow at its maximum value.

Rev. 1.30 46 May 22, 2023



• CTMnC1 Register

Bit	7	6	5	4	3	2	1	0
Name	CTnM1	CTnM0	CTnIO1	CTnIO0	CTnOC	CTnPOL	CTnDPX	CTnCCLR
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 CTnM1~CTnM0: Select CTMn Operating Mode

00: Compare Match Output Mode

01: Undefined

10: PWM Output Mode 11: Timer/Counter Mode

These bits setup the required operating mode for the CTM. To ensure reliable operation the CTM should be switched off before any changes are made to the CTnM1 and CTnM0 bits. In the Timer/Counter Mode, the CTM output pin state is undefined.

Bit 5~4 CTnIO1~CTnIO0: Select CTPn output function

Compare Match Output Mode

00: No change

01: Output low

10: Output high

11: Toggle output

PWM Output Mode

00: PWM Output inactive state

01: PWM Output active state

10: PWM Output

11: Undefined

Timer/Counter Mode

Unused

These two bits are used to determine how the CTM output pin changes state when a certain condition is reached. The function that these bits select depends upon in which mode the CTM is running.

In the Compare Match Output Mode, the CTnIO1 and CTnIO0 bits determine how the CTM output pin changes state when a compare match occurs from the Comparator A. The CTM output pin can be setup to switch high, switch low or to toggle its present state when a compare match occurs from the Comparator A. When the bits are both zero, then no change will take place on the output. The initial value of the CTM output pin should be setup using the CTnOC bit in the CTMnC1 register. Note that the output level requested by the CTnIO1 and CTnIO0 bits must be different from the initial value setup using the CTnOC bit otherwise no change will occur on the CTM output pin when a compare match occurs. After the CTM output pin changes state it can be reset to its initial level by changing the level of the CTnON bit from low to high.

In the PWM Output Mode, the CTnIO1 and CTnIO0 bits determine how the CTM output pin changes state when a certain compare match condition occurs. The PWM output function is modified by changing these two bits. It is necessary to only change the values of the CTnIO1 and CTnIO0 bits only after the CTMn has been switched off. Unpredictable PWM outputs will occur if the CTnIO1 and CTnIO0 bits are changed when The CTM is running.



Bit 3 CTnOC: CTPn Output control bit

Compare Match Output Mode

0: Initial low1: Initial high

PWM Output Mode

0: Active low

1: Active high

This is the output control bit for the CTM output pin. Its operation depends upon whether CTM is being used in the Compare Match Output Mode or in the PWM Output Mode. It has no effect if the CTM is in the Timer/Counter Mode. In the Compare Match Output Mode it determines the logic level of the CTM output pin before a compare match occurs. In the PWM Output Mode it determines if the PWM signal is active high or active low.

Bit 2 CTnPOL: CTPn Output polarity Control

0: Non-invert

1: Invert

This bit controls the polarity of the CTPn output pin. When the bit is set high the CTM output pin will be inverted and not inverted when the bit is zero. It has no effect if the CTM is in the Timer/Counter Mode.

Bit 1 CTnDPX: CTMn PWM period/duty Control

0: CCRP - period, CCRA - duty

1: CCRP - duty; CCRA - period

This bit, determines which of the CCRA and CCRP registers are used for period and duty control of the PWM waveform.

Bit 0 CTnCCLR: Select CTMn Counter clear condition

0: CTMn Comparatror P match

1: CTMn Comparatror A match

This bit is used to select the method which clears the counter. Remember that the Compact TM contains two comparators, Comparator A and Comparator P, either of which can be selected to clear the internal counter. With the CTnCCLR bit set high, the counter will be cleared when a compare match occurs from the Comparator A. When the bit is low, the counter will be cleared when a compare match occurs from the Comparator P or with a counter overflow. A counter overflow clearing method can only be implemented if the CCRP bits are all cleared to zero. The CTnCCLR bit is not used in the PWM Output Mode.

CTMnDL Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R	R	R	R	R	R	R	R
POR	0	0	0	0	0	0	0	0

Bit $7\sim 0$ **D7~D0**: CTMnCounter Low Byte Register bit $7\sim$ bit 0

CTMn 10-bit Counter bit 7 ~ bit 0

CTMnDH Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	_	D9	D8
R/W	_	_	_	_	_	_	R	R
POR	_	_	_	_	_	_	0	0

Bit 7~2 Unimplemented, read as "0"

Bit $1\sim 0$ **D9\simD8**: CTMn Counter High Byte Register bit $1\sim$ bit 0

CTMn 10-bit Counter bit 9 ~ bit 8



CTMnAL Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D7~D0**: CTMn CCRA Low Byte Register bit 7 ~ bit 0 CTMn 10-bit CCRA bit 7 ~ bit 0

CTMnAH Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	_	D9	D8
R/W	_	_	_	_	_	_	R/W	R/W
POR	_	_	_	_	_	_	0	0

Bit 7~2 Unimplemented, read as "0"

Bit $1\sim 0$ **D9~D8**: CTMn CCRA High Byte Register bit $1\sim$ bit 0

CTMn 10-bit CCRA bit 9 ~ bit 8

Compact Type TM Operating Modes

The Compact Type TM can operate in one of three operating modes, Compare Match Output Mode, PWM Output Mode or Timer/Counter Mode. The operating mode is selected using the CTnM1 and CTnM0 bits in the CTMnC1 register.

Compare Match Output Mode


To select this mode, bits CTnM1 and CTnM0 in the CTMnC1 register, should be set to 00 respectively. In this mode once the counter is enabled and running it can be cleared by three methods. These are a counter overflow, a compare match from Comparator A and a compare match from Comparator P. When the CTnCCLR bit is low, there are two ways in which the counter can be cleared. One is when a compare match occurs from Comparator P, the other is when the CCRP bits are all zero which allows the counter to overflow. Here both CTMnAF and CTMnPF interrupt request flags for the Comparator A and Comparator P respectively, will both be generated.

If the CTnCCLR bit in the CTMnC1 register is high then the counter will be cleared when a compare match occurs from Comparator A. However, here only the CTMnAF interrupt request flag will be generated even if the value of the CCRP bits is less than that of the CCRA registers. Therefore when CTnCCLR is high no CTMnPF interrupt request flag will be generated. If the CCRA bits are all zero, the counter will overflow when it reaches its maximum 10-bit, 3FF Hex, value, however here the CTMnAF interrupt request flag will not be generated.

As the name of the mode suggests, after a comparison is made, the CTM output pin will change state. The CTM output pin condition however only changes state when an CTMnAF interrupt request flag is generated after a compare match occurs from Comparator A. The CTMnPF interrupt request flag, generated from a compare match occurs from Comparator P, will have no effect on the CTM output pin. The way in which the CTM output pin changes state are determined by the condition of the CTnIO1 and CTnIO0 bits in the CTMnC1 register. The CTM output pin can be selected using the CTnIO1 and CTnIO0 bits to go high, to go low or to toggle from its present condition when a compare match occurs from Comparator A. The initial condition of the CTM output pin, which is setup after the CTnON bit changes from low to high, is setup using the CTnOC bit. Note that if the CTnIO1 and CTnIO0 bits are zero then no pin change will take place.

Rev. 1.30 49 May 22, 2023






Compare Match Output Mode - CTnCCLR=0(n=0~2)

Note: 1. With CTnCCLR = 0, a Comparator P match will clear the counter

- 2. The CTM output pin controlled only by the CTMnAF flag
- 3. The output pin reset to initial state by a CTnON bit rising edge

Rev. 1.30 50 May 22, 2023





Compare Match Output Mode - CTnCCLR=1(n=0~2)

Note: 1. With CTnCCLR = 1, a Comparator A match will clear the counter

- 2. The CTM output pin controlled only by the CTMnAF flag
- 3. The output pin reset to initial state by a CTnON bit rising edge
- 4. The CTMnPF flags is not generated when CTnCCLR = 1



Timer/Counter Mode

To select this mode, bits CTnM1 and CTnM0 in the CTMnC1 register should be set to 11 respectively. The Timer/Counter Mode operates in an identical way to the Compare Match Output Mode generating the same interrupt flags. The exception is that in the Timer/Counter Mode the CTM output pin is not used. Therefore the above description and Timing Diagrams for the Compare Match Output Mode can be used to understand its function.

PWM Output Mode

To select this mode, bits CTnM1 and CTnM0 in the CTMnC1 register should be set to 10 respectively. The PWM function within the CTM is useful for applications which require functions such as motor control, heating control, illumination control etc. By providing a signal of fixed frequency but of varying duty cycle on the CTM output pin, a square wave AC waveform can be generated with varying equivalent DC RMS values.

As both the period and duty cycle of the PWM waveform can be controlled, the choice of generated waveform is extremely flexible. In the PWM Output Mode, the CTnCCLR bit has no effect on the PWM operation. Both of the CCRA and CCRP registers are used to generate the PWM waveform, one register is used to clear the internal counter and thus control the PWM waveform frequency, while the other one is used to control the duty cycle. Which register is used to control either frequency or duty cycle is determined using the CTnDPX bit in the CTMnC1 register. The PWM waveform frequency and duty cycle can therefore be controlled by the values in the CCRA and CCRP registers.

An interrupt flag, one for each of the CCRA and CCRP, will be generated when a compare match occurs from either Comparator A or Comparator P. The CTnOC bit in the CTMnC1 register is used to select the required polarity of the PWM waveform while the two CTnIO1 and CTnIO0 bits are used to enable the PWM output or to force the CTM output pin to a fixed high or low level. The CTnPOL bit is used to reverse the polarity of the PWM output waveform.

CTM, PWM Output Mode, Edge-aligned Mode, CTnDPX=0

CCRP	001b	010b	011b	100b	101b	110b	111b	000b
Period	128	256	384	512	640	768	896	1024
Duty	CCRA							

If $f_{SYS} = 8MHz$, CTM clock source is $f_{SYS}/4$, CCRP = 100b, CCRA = 128,

The CTM PWM output frequency = $(f_{SYS}/4) / 512 = f_{SYS}/2048 = 3.9063$ kHz, duty = 128/512 = 25%.

If the Duty value defined by the CCRA register is equal to or greater than the Period value, then the PWM output duty is 100%.


• CTM, PWM Output Mode, Edge-aligned Mode, CTnDPX=1

CCRP	001b	010b	011b	100b	101b	110b	111b	000b		
Period	CCRA									
Duty	128	256	384	512	640	768	896	1024		

The PWM output period is determined by the CCRA register value together with the CTM clock while the PWM duty cycle is defined by the CCRP register value.

Rev. 1.30 52 May 22, 2023






PWM Output Mode - CTnDPX=0(n=0~2)

Note: 1. Here CTnDPX = 0 - Counter cleared by CCRP

- 2. A counter clear sets the PWM Period
- 3. The internal PWM function continues running even when CTnIO[1:0] = 00 or 01
- 4. The CTnCCLR bit has no influence on PWM operation





PWM Output Mode - CTnDPX=1(n=0~2)

Note: 1. Here CTnDPX = 1 - Counter cleared by CCRA

- 2. A counter clear sets the PWM Period
- 3. The internal PWM function continues even when CTnIO[1:0] = 00 or 01
- 4. The CTnCCLR bit has no influence on PWM operation


Rev. 1.30 54 May 22, 2023



Cascading Transceiver Interface

Cascade function is a feature of the LED tape light. It can be issue from a master MCU, and transfer PWM data for RGB color LED by single line cascading transceiver interface. The transfer rate is as soon as possible to make RGB LED change color smoothly. It is noted that when cascading transceiver is the master device, the Tx function is active.

Single Line Cascading Transceiver interface is one-way transmission interface which contains an input CASDI pin and an output CASDO pin. When the Rx circuit has received full 24 bits data, the transceiver will bypass the path to next device, and the next device will continue to read the following 24 bits data. The interception of 24 bits data in this sequence, which is called cascade function.




Note: The cascade clock f_{CASCLKI} is sourced from the system clock f_{SYS}.

CASD2

Cascading Transceiver Interface Block Diagram

CASD1



 t_{TX_D0H} = Logic 0 high level count

 t_{TX_D1H} = Logic 1 high level count

 $t_{TX DOL}$ = Logic 0 low level count = t_{BIT} - $t_{TX DOH}$

 $t_{TX D1L}$ = Logic 1 low level count = t_{BIT} - $t_{TX D1H}$

 t_{BIT} = Bit time period

t_{RESET} = Reset time count

Single Line Cascading Transceiver Interface Data Sequence



Cascading Transceiver Interface Register Description

Overall operation of the Cascading Transceiver Interface is controlled using a series of registers. The CASCON and INTCON registers are used for various cascading transceiver RX and TX function controls and interrupt control. The CASPRE register is used to select cascading transceiver clock. The CASTH register is used to specify the cascading transceiver RX function input data judgment threshold value. The D0CNT and D1CNT registers are used to control the cascading transceiver TX function logic 0 and logic 1 output data. The PCNT and RCNT registers are used to control the cascading transceiver data bit time period and reset time period.

Register					Bit	-		
Name	7	6	5	4	3	2	1	0
CASCON	_	PCNTEN	CASRXEN	D4	TRGTX	PASSEN	CASMOD	CASEN
CASPRE	_	_	_	_	_	CASPRE2	CASPRE1	CASPRE0
CASTH	_	_	_	THS4	THS3	THS2	THS1	THS0
D0CNT	_	_	_	LCNT4	LCNT3	LCNT2	LCNT1	LCNT0
D1CNT	_	_	_	HCNT4	HCNT3	HCNT2	HCNT1	HCNT0
PCNT	PS7	PS6	PS5	PS4	PS3	PS2	PS1	PS0
RCNT	RS7	RS6	RS5	RS4	RS3	RS2	RS1	RS0
CASD0	D7	D6	D5	D4	D3	D2	D1	D0
CASD1	D7	D6	D5	D4	D3	D2	D1	D0
CASD2	D7	D6	D5	D4	D3	D2	D1	D0
INTCON	BITERR	CASRES	EMPTY24	FULL24	BERINTEN	RESINTEN	EPTINTEN	FULINTEN

Cascading Transceiver Interface Register List

CASCON Register

Bit	7	6	5	4	3	2	1	0
Name	_	PCNTEN	CASRXEN	D4	TRGTX	PASSEN	CASMOD	CASEN
R/W	_	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	_	1	0	0	0	0	0	0

Bit 7 Unimplemented, read as "0"

Bit 6 **PCNTEN**: RX/TX transfer bit time counter control

0: Disable 1: Enable

This bit is used to count the RX or TX data transfer bit time period. When the PCNTEN bit is cleared to 0, the bit time counter PCNT function will be disabled in the RX mode. It means that the bit time will not be checked and then the BITERR flag will always be 0. For the TX mode the PCNT is always enabled and the PCNTEN bit has no effect on the PCNT function.

When the PCNTEN bit is set to 1, the bit time counter PCNT function will be enabled. For the TX function the bit time counter is used to define the transmit bit time. For the RX function the bit time counter is used to define the maximum bit time. If the bit time counter underflows and no second rising edge appears on the CASDI line, the BITERR flag will be set to 1.

Rev. 1.30 56 May 22, 2023



Bit 5 CASRXEN: Cascading transceiver RX function enable control

0: Disable 1: Enable

This bit is used to control the cascading transceiver RX function. When this bit is set to 1, the cascading transceiver RX function will be enabled. This bit will automatically be cleared to 0 when the RX shift register full flag, FULL24, is set high. Then it will automatically be set to 1 again when the cascading transceiver reset flag, CASRES, is set high. When this bit is set to 0, the cascading transceiver RX function will be disabled. However, the cascading transceiver reset signal can still be decoded and recognized as the RX function is disabled. Note that the PASSEN bit will automatically be cleared to 0 by hardware when the CASRXEN bit is set to 1 by hardware and vice versa.

Bit 4 **D4**: Reserved bit, should be fixed at "0".

Bit 3 TRGTX: Cascading transceiver TX output buffer trigger control

0: No action or data is transmitted completely

1: TX buffer output is triggered and data is transmitting continuously

This bit can only be written into with a value of "1" when the CASEN bit is high. The TRGTX bit will be cleared to 0 by hardware when the TX shift register empty flag, EMPTY24, is set high. It will also be cleared to 0 when the CASEN bit is set low. Note that the EMPTY 24 bit will be cleared to 0 by hardware when the TRGTX bit is set high by software regardless of the transceiver operation modes. Setting the TRGTX bit in the RX mode will have no operation.

Bit 2 PASSEN: Cascading transceiver input signal bypass RX circuit enable control

0: Disable - Not bypass the RX circuit

1: Enable – Bypass the RX circuit

This bit controls the cascading transceiver input signal bypass function. It will automatically be set and cleared by hardware. When the CASRXEN bit is set to 1 by hardware to enable the cascading transceiver RX function, the PASSEN bit will automatically be set to 0 by hardware and the cascading transceiver input signal will be decoded by the RX circuit. When the CASRXEN bit is cleared to 0 by hardware to disable the cascading transceiver RX function, the PASSEN bit will automatically be set to 1 by hardware. At the same time the cascading transceiver input signal will bypass the RX circuit and directly be connected to the CASDO line.

Bit 1 CASMOD: Cascading transceiver TX or RX mode selection

0: RX mode

1: TX mode

This bit can only be modified when the CASEN bit is set low. The cascading transceiver operating mode should first be selected followed by setting the CASEN bit high.

Bit 0 CASEN: Cascading transceiver enable control

0: Disable

1: Enable

This bit is used to enable or disable the cascading transceiver function. When it is cleared to 0 to disable the cascading transceiver function, only the internal control circuit and corresponding read-only flags in the INTCON register together with the TRGTX bit will be reset. Other registers contents will be kept unchanged. Note that in the RX mode the contents of the CASD0~CASD2 registers will be unknown when the CASEN bit is set low. When the CASEN bit is set low, the CASDI input path will be switched off and the CASDO output will be floating.



CASPRE Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	CASPRE2	CASPRE1	CASPRE0
R/W	_	_	_	_	_	R/W	R/W	R/W
POR	_	_	_	_	_	0	0	0

Bit 7~3 Unimplemented, read as "0"

Bit 2~0 CASPRE2~CASPRE0: Cascading transceiver clock f_{CAS1} division ratio selection

 $\begin{array}{l} 000: \ f_{CAS1} = f_{CASCLKI} \\ 001: \ f_{CAS1} = f_{CASCLKI}/2 \\ 010: \ f_{CAS1} = f_{CASCLKI}/4 \\ 011: \ f_{CAS1} = f_{CASCLKI}/8 \\ 100: \ f_{CAS1} = f_{CASCLKI}/16 \\ 101: \ f_{CAS1} = f_{CASCLKI}/32 \\ 110: \ f_{CAS1} = f_{CASCLKI}/64 \\ 111: \ f_{CAS1} = f_{CASCLKI}/128 \end{array}$

These bits are used to select the cascading transceiver clock f_{CAS1} division ratio. The $f_{CASCLKI}$ clock is the cascading transceiver input clock which is sourced from the system clock f_{SYS} . The f_{CAS1} clock is used to drive the whole cascading transceiver circuits except the reset time counter, RCNT. The reset time counter, RCNT, is driven by the clock, f_{CAS2} , where $f_{CAS2} = f_{CAS1}/16$.

CASTH Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	THS4	THS3	THS2	THS1	THS0
R/W	_	_	_	R/W	R/W	R/W	R/W	R/W
POR	_	_	_	0	0	1	1	1

Bit 7~5 Unimplemented, read as "0"

Bit 4~0 **THS4~THS0**: Cascading transceiver RX function data judgment threshold t_{RX_DTHS} $t_{RX_DTHS} = THS[4:0] \times t_{CAS1}$, where $t_{CAS1} = 1/f_{CAS1}$

These bits are used to specify the cascading transceiver RX function input data judgment threshold value. When the input signal high level period is equal to or greater than the $t_{\text{RX_DTHS}}$ threshold, the input data will be recognized as a logic 1. However, the input data will be recognized as a logic 0 if the input signal high level period is less than the $t_{\text{RX_DTHS}}$ threshold. The received data will be stored in the CASD0~CASD2 registers.

D0CNT Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	LCNT4	LCNT3	LCNT2	LCNT1	LCNT0
R/W	_	_	_	R/W	R/W	R/W	R/W	R/W
POR	_	_	_	0	0	1	0	0

Bit 7~5 Unimplemented, read as "0"

Bit 4~0 LCNT4~LCNT0: Cascading transceiver TX function output data logic 0 high pulse count value, t_{TX D0H}

 $t_{TX_D0H} = LCNT[4:0] \times t_{CAS1}$, where $t_{CAS1} = 1/f_{CAS1}$

These bits are used to specify the high pulse count value of the cascading transceiver TX function logic 0 output data, which is driven by the f_{CAS1} clock. When the transmitted data stored in the CASDn register is logic 0, a signal with a high pulse width of t_{TX_D0H} and a low pulse width of t_{TX_D0H} will be output on the CASDO line, where the bit time t_{BIT} is specified by the bit time counter PCNT. The LCNT field minimum value should be properly configured according to the corresponding cascading transceiver input clock frequency, $f_{CASCLKI}$, for applications.

Rev. 1.30 58 May 22, 2023



D1CNT Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	HCNT4	HCNT3	HCNT2	HCNT1	HCNT0
R/W	_	_	_	R/W	R/W	R/W	R/W	R/W
POR	_	_	_	0	1	0	1	0

Bit 7~5 Unimplemented, read as "0"

Bit 4~0 **HCNT4~HCNT0**: Cascading transceiver TX function output data logic 1 high pulse count value, t_{TX_D1H}

 $t_{TX_D1H} = HCNT[4:0] \times t_{CAS1}$, where $t_{CAS1} = 1/f_{CAS1}$

These bits are used to specify the high pulse count value of the cascading transceiver TX function logic 1 output data, which is driven by the f_{CAS1} clock. When the transmitted data stored in the CASDn register is logic 1, a signal with a high pulse width of t_{TX_DIH} and a low pulse width of t_{TX_DIH} will be output on the CASDO line, where the bit time t_{BIT} is specified by the bit time counter PCNT. The HCNT field minimum value should be properly configured according to the corresponding cascading transceiver input clock frequency, $f_{CASCLKI}$, for applications.

PCNT Register

Bit	7	6	5	4	3	2	1	0
Name	PS7	PS6	PS5	PS4	PS3	PS2	PS1	PS0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	1	1	0	0	0

Bit 7~0 **PS7~PS0**: Cascading transceiver bit time counter

 $t_{BIT} = PS[7:0] \times t_{CAS1}$, where $t_{CAS1} = 1/f_{CAS1}$

This counter is used to specify the count value of the cascading transceiver data bit time period. The bit time counter is driven by the f_{CAS1} clock. For the TX function the bit time counter is always enabled regardless of the PCNTEN bit status. In the TX mode the bit time is calculated as the above formula shown. When the TRGTX bit is set to 1 in the TX mode, the PCNT and D0CNT or D1CNT counters will start to count. A signal with a high pulse of t_{TX D0H} or t_{TX D1H} and a low pulse of (t_{BIT} - t_{TX D0H}) or (t_{BIT} t_{TX DIH}) representing a logic data 0 or 1 respectively will be output on the CASDO line. For the RX function the bit time counter is also used to check whether the error condition on the received data occurs or not other than to specify the bit time. When the PCNT function is enabled by setting the PCNTEN bit high and there is a rising edge on the CASDI line, the bit time counter PCNT will start to count down. If there is no second rising edge on the CASDI line before the PCNT counter counts down to zero for the received data bit $0 \sim$ bit 22, the bit error flag, BITERR, will automatically be set to 1, which means a bit transfer error occurs. For the data bit 23 reception if a falling edge appears on the CASDI line before the PCNT counter counts down to zero, the RX shift register full flag, FULL24, will be set to 1.

It means that the whole 24 bits data has been completely received. Then the PASSEN bit will automatically be set to 1 by hardware. if there is no falling edge on the CASDI line when receiving the data bit 23 before the PCNT counter counts down to zero, the bit error flag, BITERR, will also be set to 1 by hardware to indicate that a bit transfer error occurs. The PASSEN bit will then be kept unchanged with a low level state.

Rev. 1.30 59 May 22, 2023



RCNT Register

Bit	7	6	5	4	3	2	1	0
Name	RS7	RS6	RS5	RS4	RS3	RS2	RS1	RS0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	1	0	0	0	0	0	0	0

Bit 7~0 **RS7~RS0**: Cascading transceiver reset time counter

 $t_{RESET} = RS[7:0] \times t_{CAS2}$, where $t_{CAS2} = 1/f_{CAS2} = 16/f_{CAS1} = 16 \times t_{CAS1}$

This down-counter is used to specify the count value of the cascading transceiver reset time period in the RX function. The reset time counter is driven by the f_{CAS2} clock where the f_{CAS2} clock is equal to the f_{CAS1} clock divided by 16. When the CASMOD bit is set to 0 to select the RX mode and the CASEN bit is set to 1 to enable the cascading transceiver function, the RCNT counter will start to count. If the CASDI line signal is kept at a high or low level for a certain time period and the RCNT counts down to zero, the cascading transceiver reset flag, CASRES, will be set to 1 to indicate that a cascading transceiver reset condition occurs. When the CASRES bit is set to 1, the BITERR, FULL24, PASSEN bits will be cleared to 0 and the CASRXEN bit will be set to 1.

CASD0 Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit $7 \sim 0$ **D7\simD0**: Data byte 0

This register is used to store the data byte 0 received in the RX mode or to be transmitted in the TX mode.

· CASD1 Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D7~D0**: Data byte 1

This register is used to store the data byte 1 received in the RX mode or to be transmitted in the TX mode.

· CASD2 Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D7~D0**: Data byte 2

This register is used to store the data byte 2 received in the RX mode or to be transmitted in the TX mode.

Rev. 1.30 60 May 22, 2023



INTCON Register

Bit	7	6	5	4	3	2	1	0
Name	BITERR	CASRES	EMPTY24	FULL24	BERINTEN	RESINTEN	EPTINTEN	FULINTEN
R/W	R	R	R	R	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7 BITERR: RX received data bit time out flag

0: No bit time-out error condition occurs

1: Bit time-out error condition occurs

The bit is used to indicate whether a received bit time-out condition occurs or not. When a received data bit time is greater than the $t_{\rm BIT}$ time specified by the PCNT register, the BITERR bit will be set to 1 by hardware to indicate that a received bit time-out error condition occurs. When the bit time-out error condition occurs, the RX input data will not be decoded until the CASRES bit is set high which means that a cascading transceiver reset condition occurs. If the CASRES bit is set high, the BITERR bit will automatically be cleared to 0 by hardware.

Bit 6 CASRES: Cascading transceiver reset flag

0: No reset condition occurs

1: Reset condition occurs

The bit is used to indicate whether a cascading transceiver reset condition occurs or not. If the CASDI line signal is kept unchanged at a high or low level for a certain time period greater than the t_{RESET} time specified by the RCNT register, the CASRES bit will be set to 1 by hardware to indicate that a RX reset condition occurs. When the CASRES bit is set high, the BITERR, FULL24 and PASSEN bits will automatically be cleared to 0 and the CASRXEN bit will be set high by hardware. The CASRES bit will be cleared to 0 if a rising edge signal on the CASDI line appears.

Bit 5 EMPTY24: Cascading transceiver 24-bit TX shift register empty flag

0: TX shift register is not empty

1: TX shift register is empty

The bit is used to indicate whether the cascading transceiver 24-bit TX shift register is empty or not. When the TX circuit transmits 24 bits data completely, the 24-bit shift register will be empty and the EMPTY24 bit will be set to 1. If the EMPTY24 bit is set high, the TRGTX bit will automatically be cleared to 0 by hardware. When the TRGTX bit is set high to initiate a transmission, the EMPTY24 bit will automatically be cleared to 0.

Bit 4 FULL24: Cascading transceiver 24-bit RX shift register full flag

0: RX shift register is not full

1: RX shift register is full

The bit is used to indicate whether the cascading transceiver 24-bit RX shift register is full or not. When the RX circuit receives 24 bits data completely, the 24-bit shift register will be full and the FULL24 bit will be set to 1. If the FULL24 bit is set high, the PASSEN bit will be set to 1 and CASRXEN bit will be cleared to 0 by hardware. This makes that the CASDI signal is directly output to the CASDO line and bypassed the cascading transceiver. The FULL24 bit will automatically be cleared to 0 when the CASRES bit is set high.

Bit 3 BERINTEN: RX received data bit error interrupt control

0: Disable

1: Enable

The bit is used to control the RX received data bit error interrupt function. When the BITERR bit is set high as the BERINTEN bit is set high, the cascading transceiver will generate a bit error interrupt signal to inform the microcontroller.



Bit 2 **RESINTEN**: Cascading transceiver reset interrupt control

0: Disable 1: Enable

The bit is used to control the cascading transceiver reset interrupt function. When the CASRES bit is set high as the RESINTEN bit is set high, the cascading transceiver will generate a reset interrupt signal to inform the microcontroller.

Bit 1 **EPTINTEN**: Cascading transceiver TX shift register empty interrupt control

0: Disable 1: Enable

The bit is used to control the cascading transceiver TX shift register empty interrupt function. When the EMPTY24 bit is set high as the EPTINTEN bit is set high, the cascading transceiver will generate a TX shift register empty interrupt signal to inform the microcontroller.

Bit 0 FULINTEN: Cascading transceiver RX shift register full interrupt control

0: Disable 1: Enable


The bit is used to control the cascading transceiver RX shift register full interrupt function. When the FULL24 bit is set high as the FULINTEN bit is set high, the cascading transceiver will generate a RX shift register full interrupt signal to inform the microcontroller.

Cascade Rx Function Operation

The cascade Rx function is used to decode the pulse from the CASDI line to be logic high or logic low.

Cascade Function Logic High

If the cascading transceiver clock high level count value is greater or equal than the RX function data judgment threshold value CASTH, it means logic high.




Data = 1 in RX Mode (Ex. CASTH= 7)

Rev. 1.30 62 May 22, 2023



Cascade Function Logic Low

If the cascading transceiver clock high level count value is less than the RX function data judgment threshold value CASTH, it means logic low.



Data = 0 in RX Mode (Ex. CASTH= 7)

Cascade Rx Procedure


Before cascade function is carried out, if the CASDI line signal is kept at a high or low level for a certain time period and the RCNT counts down to zero, the cascading transceiver reset flag, CASRES, will be set to 1 to indicate that a cascading transceiver reset condition occurs.

If the CASRES bit is set high, the bus for bypass (MUX to CASDO) will be disabled, it is only ready for the Rx circuit to decode the CASDI line signal.

- Step 1: When master MCU resets the cascade single line bus, the FULL24, BITERR and PASSEN bits are cleared to 0, the CASRES and CASRXEN bits are set to 1, the Rx circuit is only ready for the CASDI line signal.
- Step 2: When a rising edge appears on the CASDI line, the Rx circuit begins to count high level. If the high level count value is less than threshold CASTH value before a falling edge appears on the CASDI line, it means logic low. If, the high level count value is greater or equal than threshold CASTH value before falling edge appears on the CASDI line, it means logic high.
- Step 3: When the 24 bits shift register is full, the FULL24 bit is set to 1, the bus is automatically enabled bypass path. So the PASSEN bit is set to 1, and the CASRXEN bit is cleared to 0, the system will generate a CASINT interrupt.
- Step 4: The input signal from CASDI line will be transferred to CASDO line through Mux, and can be passed to the next device.
- Step 5: When master MCU resets the cascade bus again, the process will begin from step1 again.
- Step 6: When first rising edge appears on the CASDI line, the CASRES bit will be cleared to zero automatically.


Note: The cascade clock fCAS1 can be adjusted for different baud rates.





Bit Error in RX mode for bit 0~bit 22

Note: If there is no second rising edge on the CASDI line before the PCNT counter counts down to zero for the received data bit $0 \sim$ bit 22, the bit error flag, BITERR, will automatically be set to 1.




Data = 0 in RX Mode for bit 23

Note: For the data bit 23 reception if a falling edge appears on the CASDI line before the PCNT counter counts down to zero, the RX shift register full flag, FULL24, will be set to 1. Before the CASTH counter counts down to zero, the data logic 0 will be read out when a falling edge appears on the CASDI line.


Rev. 1.30 64 May 22, 2023





Data = 1 in RX Mode for bit 23

Note: For the data bit 23 reception if a falling edge appears on the CASDI line before the PCNT counter counts down to zero, the RX shift register full flag, FULL24, will be set to 1. When the CASTH counter counts down to zero, the data logic 1 will be stored in the 8-bit shift register and be read out until a falling edge appears on the CASDI line.



Note: This is an abnormal situation. If the CASDI line signal is kept at a high level for the data bit 23 reception period. If no falling edge appears on the CASDI line until the PCNT counter underflows, it means that the whole 24 bits data has not been completely received, the BITERR bit will be set high, the FULL24 bit will be cleared to 0, and the PASSEN bit will have no change.


Rev. 1.30 65 May 22, 2023




Cascade Tx Procedure

- Step 1: Firstly clear the CASEN bit to 0 to disable Rx and Tx functions.
- Step 2: Set the CASMOD bit high, and clear the PASSEN bit to 0 to enable Tx function and pass path to the Tx circuit. Then set the CASEN bit high.
- Step 3: Write value into the CASD0, CASD1, and CASD2 registers
- Step 4: Set the TRGTX bit high to begin to shift data in the CASD0, CASD1, and CASD2 registers output.
- Step 5: When the CASINT interrupt happened, fill value into the CASD0, CASD1, and CASD2 registers again. Repeat from Step 4.
- Step 6: When every N×24bits data shift out, the Tx circuit can send a RESET command to slave device, at that time, the Rx circuit will set CASRES bit high by software.
- Step 7: Repeat from Step 3 for next frame data (N×24bits) again.

Note: The cascade clock fCAS1 can be adjusted for different baud rates.




Data = 1 in TX Mode (n=0~22, D1CNT= 10)



Data = 0 in TX Mode (n=0~22, D0CNT= 4)

Rev. 1.30 66 May 22, 2023





Note: The TRGTX bit will be cleared to 0 by hardware when the TX shift register empty flag, EMPTY24, is set high

Constant Current LED Driver


There is an accurate constant current driver which is specifically designed for LED display applications. The device provides n-channel stable and constant current outputs for driving LEDs.

The output constant current is determined by the current gain selection bits, CCG[1:0] and RGBn PWM input. The current variation between channels is less than $\pm 3\%$ while the current variation between different devices is less than $\pm 6\%$. The characteristic curve in the saturation region is flat. The output current remains constant regardless of the LED forward voltage value.

The constant current can be calculated using the following formula:

$$I_{CCOn} = 5mA \times Gain$$

If the CCEN bit is set high and the RGBn signal is in a logic low level, the CCOn is driven by a constant current. Otherwise the CCOn is in a floating status.



Note: 1. n=0~2

- 2. Module n stands for Module $0 \sim Module 2$
- 3. VSSn/3 stands for every 3 CCO outputs sharing one VSS.
- 4. RGBn is sourced from the Compact Type TM output CTPn.

Constant Current LED Driver Block Diagram



• CCS Register

Bit	7	6	5	4	3	2	1	0
Name	CCEN	D6	D5	D4	_	_	CCG1	CCG0
R/W	R/W	R/W	R/W	R/W	_	_	R/W	R/W
POR	0	0	1	0	_	_	0	1

Bit 7 CCEN: Constant Current function enable or disable control

0: Disable 1: Enable

If the CCEN bit is set high and the RGBn signal is in a logic low level, the CCOn is driven by a constant current. Otherwise the CCOn is in a floating status.

Bit 6~4 **D6~D4**: Reserved bits. These bits cannot be used and must be fixed as "010".

Bit 3~2 Unimplemented, read as "0"

Bit 1~0 CCG1~CCG0: Constant current gain selection

00: I_{CCOn}=5mA 01: I_{CCOn}=14mA 10: I_{CCOn}=32mA 11: I_{CCOn}=53mA

Rev. 1.30 68 May 22, 2023



Interrupts

Interrupts are an important part of any microcontroller system. When an external event or an internal function such as a Timer Module or an A/D converter requires microcontroller attention, their corresponding interrupt will enforce a temporary suspension of the main program allowing the microcontroller to direct attention to their respective needs. The device only contains internal interrupts functions. The internal interrupts are generated by various internal functions such as TMs, Time Base, and cascading transceiver interface.

Interrupt Registers

Overall interrupt control, which basically means the setting of request flags when certain microcontroller conditions occur and the setting of interrupt enable bits by the application program, is controlled by a series of registers, located in the Special Purpose Data Memory, as shown in the accompanying table. The first is the INTC0~INTC1 registers which setup the primary interrupts, the second is the MFI0~ MFI2 registers which setup the Multi-function interrupts.

Each register contains a number of enable bits to enable or disable individual registers as well as interrupt flags to indicate the presence of an interrupt request. The naming convention of these follows a specific pattern. First is listed an abbreviated interrupt type, then the (optional) number of that interrupt followed by either an "E" for enable/ disable bit or "F" for request flag.

Function	Enable Bit	Request Flag	Notes
Global	EMI	_	_
Multi-function	MFnE	MFnF	n=0~2
Time Base	TBE	TBF	_
Cascading transceiver interface	CASINTE	CASINTF	_
СТМ	CTMnPE	CTMnPF	n=0~2
CTIVI	CTMnAE	CTMnAF	11-0~2

Interrupt Register Bit Naming Conventions

Register		Bit										
Name	7	6	5	4	3	2	1	0				
INTC0	_	MF1F	MF0F	TBF	MF1E	MF0E	TBE	EMI				
INTC1	_	_	CASINTF	MF2F	_	_	CASINTE	MF2E				
MFI0	_	_	CTM0AF	CTM0PF	_	_	CTM0AE	CTM0PE				
MFI1	_	_	CTM1AF	CTM1PF	_	_	CTM1AE	CTM1PE				
MFI2	_	_	CTM2AF	CTM2PF	_	_	CTM2AE	CTM2PE				

Interrupt Registers List

• INTC0 Register

Bit	7	6	5	4	3	2	1	0
Name	_	MF1F	MF0F	TBF	MF1E	MF0E	TBE	EMI
R/W	_	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	_	0	0	0	0	0	0	0

Bit 7 Unimplemented, read as "0"

Bit 6 MF1F: Multi-function interrupt 1 request flag

0: No request1: Interrupt request

Bit 5 MF0F: Multi-function interrupt 0 request flag

0: No request1: Interrupt request



Bit 4 TBF: Time Base interrupt request flag

0: No request1: Interrupt request

Bit 3 MF1E: Multi-function interrupt 1 control

0: Disable 1: Enable

Bit 2 **MF0E**: Multi-function interrupt 0 control

0: Disable 1: Enable

Bit 1 **TBE**: Time Base interrupt control

0: Disable 1: Enable

Bit 0 **EMI**: Global interrupt control

0: Disable 1: Enable

• INTC1 Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	CASINTF	MF2F	_	_	CASINTE	MF2E
R/W	_	_	R/W	R/W	_	_	R/W	R/W
POR	_	_	0	0	_	_	0	0

Bit 7~6 Unimplemented, read as "0"

Bit 5 CASINTF: Cascading transceiver interface interrupt request flag

0: No request1: Interrupt request

Bit 4 MF2F: Multi-function interrupt 2 request flag

0: No request1: Interrupt request

Bit 3~2 Unimplemented, read as "0"

Bit 1 CASINTE: Cascading transceiver interface interrupt control

0: Disable 1: Enable

Bit 0 MF2E: Multi-function interrupt control

0: Disable 1: Enable

• MFI0 Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	CTM0AF	CTM0PF	_	_	CTM0AE	CTM0PE
R/W	_	_	R/W	R/W	_	_	R/W	R/W
POR	_	_	0	0	_	_	0	0

Bit 7~6 Unimplemented, read as "0"

Bit 5 CTM0AF: CTM Comparator A match interrupt 0 request flag

0: No request1: Interrupt request

Bit 4 CTM0PF: CTM Comparator P match interrupt 0 request flag

0: No request1: Interrupt request

Bit 3~2 Unimplemented, read as "0"



Bit 1 CTM0AE: CTM Comparator A match interrupt 0 control

0: Disable 1: Enable

Bit 0 CTM0PE: CTM Comparator P match interrupt 0 control

0: Disable 1: Enable

• MFI1 Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	CTM1AF	CTM1PF	_	_	CTM1AE	CTM1PE
R/W	_	_	R/W	R/W	_	_	R/W	R/W
POR	_	_	0	0	_	_	0	0

Bit 7~6 Unimplemented, read as "0"

Bit 5 CTM1AF: CTM Comparator A match interrupt 1 request flag

0: No request1: Interrupt request

Bit 4 CTM1PF: CTM Comparator P match interrupt 1 request flag

0: No request1: Interrupt request

Bit 3~2 Unimplemented, read as "0"

Bit 1 CTM1AE: CTM Comparator A match interrupt 1 control

0: Disable 1: Enable

Bit 0 CTM1PE: CTM Comparator P match interrupt 1 control

0: Disable 1: Enable

· MFI2 Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	CTM2AF	CTM2PF	_	_	CTM2AE	CTM2PE
R/W	_	_	R/W	R/W	_	_	R/W	R/W
POR	_	_	0	0	_	_	0	0

Bit 7~6 Unimplemented, read as "0"

Bit 5 CTM2AF: CTM Comparator A match interrupt 2 request flag

0: No request1: Interrupt request

Bit 4 CTM2PF: CTM Comparator P match interrupt 2 request flag

0: No request1: Interrupt request

Bit 3~2 Unimplemented, read as "0"

Bit 1 CTM2AE: CTM Comparator A match interrupt 2 control

0: Disable 1: Enable

Bit 0 CTM2PE: CTM Comparator P match interrupt 2 control

0: Disable 1: Enable



Interrupt Operation

When the conditions for an interrupt event occur, such as a TM Comparator P or Comparator A match etc., the relevant interrupt request flag will be set. Whether the request flag actually generates a program jump to the relevant interrupt vector is determined by the condition of the interrupt enable bit. If the enable bit is set high then the program will jump to its relevant vector, if the enable bit is zero then although the interrupt request flag is set an actual interrupt will not be generated and the program will not jump to the relevant interrupt vector. The global interrupt enable bit, if cleared to zero, will disable all interrupts.


When an interrupt is generated, the Program Counter, which stores the address of the next instruction to be executed, will be transferred onto the stack. The Program Counter will then be loaded with a new address which will be the value of the corresponding interrupt vector. The microcontroller will then fetch its next instruction from this interrupt vector. The instruction at this vector will usually be a "JMP" which will jump to another section of program which is known as the interrupt service routine. Here is located the code to control the appropriate interrupt. The interrupt service routine must be terminated with a "RETI", which retrieves the original Program Counter address from the stack and allows the microcontroller to continue with normal execution at the point where the interrupt occurred.

The various interrupt enable bits, together with their associated request flags, are shown in the Accompanying diagrams with their order of priority. Some interrupt sources have their own individual vector while others share the same multi-function interrupt vector. Once an interrupt subroutine is serviced, all the other interrupts will be blocked, as the global interrupt enable bit, EMI bit will be cleared automatically. This will prevent any further interrupt nesting from occurring. However, if other interrupt requests occur during this interval, although the interrupt will not be immediately serviced, the request flag will still be recorded.

If an interrupt requires immediate servicing while the program is already in another interrupt service routine, the EMI bit should be set after entering the routine, to allow interrupt nesting. If the stack is full, the interrupt request will not be acknowledged, even if the related interrupt is enabled, until the Stack Pointer is decremented. If immediate service is desired, the stack must be prevented from becoming full. In case of simultaneous requests, the accompanying diagram shows the priority that is applied. All of the interrupt request flags when set will wake-up the device if it is in SLEEP or IDLE Mode, however to prevent a wake-up from occurring the corresponding flag should be set before the device is in SLEEP or IDLE Mode.

Rev. 1.30 72 May 22, 2023





Interrupt Scheme

Multi-function Interrupt

Within the device there are three Multi-function interrupts. Unlike the other independent interrupts, the interrupt has no independent source, but rather are formed from other existing interrupt sources, namely the TM interrupt.

A Multi-function interrupt request will take place when any of the Multi-function interrupt request flag MFnF is set. The Multi-function interrupt flag will be set when any of their included functions generate an interrupt request flag. To allow the program to branch to its respective interrupt vector address, when the Multi-function interrupt is enabled and the stack is not full, and either one of the interrupts contained within each of Multi-function interrupt occurs, a subroutine call to one of the Multi-function interrupt vectors will take place. When the interrupt is serviced, the related Multi-Function request flag will be automatically reset and the EMI bit will be automatically cleared to disable other interrupts.

However, it must be noted that, although the Multi-function Interrupt request flags will be automatically reset when the interrupt is serviced, the request flags from the original source of the Multi-function interrupt will not be automatically reset and must be manually reset by the application program.

Time Base Interrupt

The function of the Time Base Interrupt is to provide regular time signal in the form of an internal interrupt. It is controlled by the overflow signal from its internal timer. When this happens its interrupt request flag, TBF, will be set. To allow the program to branch to its respective interrupt vector addresses, the global interrupt enable bit, EMI and Time Base enable bit, TBE, must first be set. When the interrupt is enabled, the stack is not full and the Time Base overflows, a subroutine call to its respective vector location will take place. When the interrupt is serviced, the interrupt request flag, TBF, will be automatically reset and the EMI bit will be cleared to disable other interrupts.



The purpose of the Time Base Interrupt is to provide an interrupt signal at fixed time periods. Its clock source, f_{PSC} , originates from the internal clock source f_{SYS} , $f_{SYS}/4$ or f_{SUB} and then passes through a divider, the division ratio of which is selected by programming the appropriate bits in the TBC register to obtain longer interrupt periods whose value ranges. The clock source which in turn controls the Time Base interrupt period is selected using the CLKSEL [1:0] in the PSCR register respectively.



Time Base Interrupt

PSCR Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	_	CLKSEL1	CLKSEL0
R/W	_	_	_	_	_	_	R/W	R/W
POR	_	_	_	_	_	_	0	0

Bit 7~2 Unimplemented, read as "0"

Bit 1~0 CLKSEL1~CLKSEL0: Prescaler clock source selection

00: f_{SYS} 01: f_{SYS}/4 1x: f_{SUB}

• TBC Register

Bit	7	6	5	4	3	2	1	0
Name	TBON	_	_	_	_	TB2	TB1	TB0
R/W	R/W	_	_	_	_	R/W	R/W	R/W
POR	0	_	_	_	_	0	0	0

Bit 7 **TBON**: Time Base Enable Control

0: Disable 1: Enable

Bit 6~3 Unimplemented, read as "0"

Bit 2~0 **TB2~TB0**: Time Base time-out period selection

000: 28/f_{PSC} 001: 29/f_{PSC} 010: 210/f_{PSC} 011: 211/f_{PSC} 100: 212/f_{PSC} 101: 213/f_{PSC} 110: 244/f_{PSC} 111: 215/f_{PSC}

Rev. 1.30 74 May 22, 2023



Cascade Transceiver Interface Interrupt

A Cascade Transceiver Interface Interrupt request will take place when the Cascade Transceiver Interface Interrupt request flag, CASINTF, is set, which occurs when Rx receive data format error , cascade circuit reset, cascading transceiver TX shift register is empty, or cascading transceiver RX shift register is full. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and the Cascade Transceiver Interface Interrupt enable bit, CASINTE, must first be set. When the interrupt is enabled, the stack is not full and the above four described situations occur, a subroutine call to the respective Interrupt vector, will take place. When the Cascade Transceiver Interface Interrupt is serviced, the interrupt request flag, CASINTF, will be automatically reset and the EMI bit will be cleared to disable other interrupts.

Timer Module Interrupts

The CTM has two interrupts which are both contained within the Multi-function Interrupt. For the CTM there are two interrupt request flags CTMnPF and CTMnAF and two enable bits CTMnPE and CTMnAE. A CTM interrupt request will take place when any of the CTM request flags is set, a situation which occurs when a CTM comparator P or comparator A match situation happens.

To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and the respective CTM Interrupt enable bit, and the associated Multi-function interrupt enable bit, MFnF, must first be set. When the interrupt is enabled, the stack is not full and a CTM comparator match situation occurs, a subroutine call to the relevant CTM Interrupt vector locations, will take place. When the CTM interrupt is serviced, the EMI bit will be automatically cleared to disable other interrupts, however only the related MFnF flag will be automatically cleared. As the CTM interrupt request flags will not be automatically cleared, they have to be cleared by the application program.

Interrupt Wake-up Function

Each of the interrupt functions has the capability of waking up the microcontroller when in the SLEEP or IDLE Mode. A wake-up is generated when an interrupt request flag changes from low to high and is independent of whether the interrupt is enabled or not. Care must therefore be taken if spurious wake-up situations are to be avoided. If an interrupt wake-up function is to be disabled then the corresponding interrupt request flag should be set high before the device enters the SLEEP or IDLE Mode. The interrupt enable bits have no effect on the interrupt wake-up function.



Programming Considerations

By disabling the relevant interrupt enable bits, a requested interrupt can be prevented from being serviced, however, once an interrupt request flag is set, it will remain in this condition in the interrupt register until the corresponding interrupt is serviced or until the request flag is cleared by the application program.

Where a certain interrupt is contained within a Multi-function interrupt, then when the interrupt service routine is executed, as only the Multi-function interrupt request flags, MFnF, will be automatically cleared, the individual request flag for the function needs to be cleared by the application program.

It is recommended that programs do not use the "CALL" instruction within the interrupt service subroutine. Interrupts often occur in an unpredictable manner or need to be serviced immediately. If only one stack is left and the interrupt is not well controlled, the original control sequence will be damaged once a CALL subroutine is executed in the interrupt subroutine.

Every interrupt has the capability of waking up the microcontroller when it is in SLEEP or IDLE Mode, the wake up being generated when the interrupt request flag changes from low to high. If it is required to prevent a certain interrupt from waking up the microcontroller then its respective request flag should be first set high before enter SLEEP or IDLE Mode.


As only the Program Counter is pushed onto the stack, then when the interrupt is serviced, if the contents of the accumulator, status register or other registers are altered by the interrupt service program, their contents should be saved to the memory at the beginning of the interrupt service routine.

To return from an interrupt subroutine, either a RET or RETI instruction may be executed. The RETI instruction in addition to executing a return to the main program also automatically sets the EMI bit high to allow further interrupts. The RET instruction however only executes a return to the main program leaving the EMI bit in its present zero state and therefore disabling the execution of further interrupts.

Rev. 1.30 76 May 22, 2023



Application Circuits





Instruction Set

Introduction

Central to the successful operation of any microcontroller is its instruction set, which is a set of program instruction codes that directs the microcontroller to perform certain operations. In the case of Holtek microcontroller, a comprehensive and flexible set of over 60 instructions is provided to enable programmers to implement their application with the minimum of programming overheads.

For easier understanding of the various instruction codes, they have been subdivided into several functional groupings.

Instruction Timing

Most instructions are implemented within one instruction cycle. The exceptions to this are branch, call, or table read instructions where two instruction cycles are required. One instruction cycle is equal to 4 system clock cycles, therefore in the case of an 8MHz system oscillator, most instructions would be implemented within 0.5µs and branch or call instructions would be implemented within 1µs. Although instructions which require one more cycle to implement are generally limited to the JMP, CALL, RET, RETI and table read instructions, it is important to realize that any other instructions which involve manipulation of the Program Counter Low register or PCL will also take one more cycle to implement. As instructions which change the contents of the PCL will imply a direct jump to that new address, one more cycle will be required. Examples of such instructions would be "CLR PCL" or "MOV PCL, A". For the case of skip instructions, it must be noted that if the result of the comparison involves a skip operation then this will also take one more cycle, if no skip is involved then only one cycle is required.

Moving and Transferring Data

The transfer of data within the microcontroller program is one of the most frequently used operations. Making use of three kinds of MOV instructions, data can be transferred from registers to the Accumulator and vice-versa as well as being able to move specific immediate data directly into the Accumulator. One of the most important data transfer applications is to receive data from the input ports and transfer data to the output ports.

Arithmetic Operations

The ability to perform certain arithmetic operations and data manipulation is a necessary feature of most microcontroller applications. Within the Holtek microcontroller instruction set are a range of add and subtract instruction mnemonics to enable the necessary arithmetic to be carried out. Care must be taken to ensure correct handling of carry and borrow data when results exceed 255 for addition and less than 0 for subtraction. The increment and decrement instructions INC, INCA, DEC and DECA provide a simple means of increasing or decreasing by a value of one of the values in the destination specified.

Rev. 1.30 78 May 22, 2023



Logical and Rotate Operation

The standard logical operations such as AND, OR, XOR and CPL all have their own instruction within the Holtek microcontroller instruction set. As with the case of most instructions involving data manipulation, data must pass through the Accumulator which may involve additional programming steps. In all logical data operations, the zero flag may be set if the result of the operation is zero. Another form of logical data manipulation comes from the rotate instructions such as RR, RL, RRC and RLC which provide a simple means of rotating one bit right or left. Different rotate instructions exist depending on program requirements. Rotate instructions are useful for serial port programming applications where data can be rotated from an internal register into the Carry bit from where it can be examined and the necessary serial bit set high or low. Another application which rotate data operations are used is to implement multiplication and division calculations.

Branches and Control Transfer

Program branching takes the form of either jumps to specified locations using the JMP instruction or to a subroutine using the CALL instruction. They differ in the sense that in the case of a subroutine call, the program must return to the instruction immediately when the subroutine has been carried out. This is done by placing a return instruction "RET" in the subroutine which will cause the program to jump back to the address right after the CALL instruction. In the case of a JMP instruction, the program simply jumps to the desired location. There is no requirement to jump back to the original jumping off point as in the case of the CALL instruction. One special and extremely useful set of branch instructions are the conditional branches. Here a decision is first made regarding the condition of a certain data memory or individual bits. Depending upon the conditions, the program will continue with the next instruction or skip over it and jump to the following instruction. These instructions are the key to decision making and branching within the program perhaps determined by the condition of certain input switches or by the condition of internal data bits.

Bit Operations

The ability to provide single bit operations on Data Memory is an extremely flexible feature of all Holtek microcontrollers. This feature is especially useful for output port bit programming where individual bits or port pins can be directly set high or low using either the "SET [m].i" or "CLR [m].i" instructions respectively. The feature removes the need for programmers to first read the 8-bit output port, manipulate the input data to ensure that other bits are not changed and then output the port with the correct new data. This read-modify-write process is taken care of automatically when these bit operation instructions are used.

Table Read Operations

Data storage is normally implemented by using registers. However, when working with large amounts of fixed data, the volume involved often makes it inconvenient to store the fixed data in the Data Memory. To overcome this problem, Holtek microcontrollers allow an area of Program Memory to be set as a table where data can be directly stored. A set of easy to use instructions provides the means by which this fixed data can be referenced and retrieved from the Program Memory.

Other Operations

In addition to the above functional instructions, a range of other instructions also exist such as the "HALT" instruction for Power-down operations and instructions to control the operation of the Watchdog Timer for reliable program operations under extreme electric or electromagnetic environments. For their relevant operations, refer to the functional related sections.



Instruction Set Summary

The following table depicts a summary of the instruction set categorised according to function and can be consulted as a basic instruction reference using the following listed conventions.

Table Conventions

x: Bits immediate datam: Data Memory address

A: Accumulator i: 0~7 number of bits

addr: Program memory address

Mnemonic	Description	Cycles	Flag Affected
Arithmetic			
ADD A,[m]	Add Data Memory to ACC	1	Z, C, AC, OV
ADDM A,[m]	Add ACC to Data Memory	1 ^{Note}	Z, C, AC, OV
ADD A,x	Add immediate data to ACC	1	Z, C, AC, OV
ADC A,[m]	Add Data Memory to ACC with Carry	1	Z, C, AC, OV
ADCM A,[m]	Add ACC to Data memory with Carry	1 ^{Note}	Z, C, AC, OV
SUB A,x	Subtract immediate data from the ACC	1	Z, C, AC, OV
SUB A,[m]	Subtract Data Memory from ACC	1	Z, C, AC, OV
SUBM A,[m]	Subtract Data Memory from ACC with result in Data Memory	1 ^{Note}	Z, C, AC, OV
SBC A,[m]	Subtract Data Memory from ACC with Carry	1	Z, C, AC, OV
SBCM A,[m]	Subtract Data Memory from ACC with Carry, result in Data Memory	1 ^{Note}	Z, C, AC, OV
DAA [m]	Decimal adjust ACC for Addition with result in Data Memory	1 ^{Note}	С
Logic Operation	1		
AND A,[m]	Logical AND Data Memory to ACC	1	Z
OR A,[m]	Logical OR Data Memory to ACC	1	Z
XOR A,[m]	Logical XOR Data Memory to ACC	1	Z
ANDM A,[m]	Logical AND ACC to Data Memory	1 ^{Note}	Z
ORM A,[m]	Logical OR ACC to Data Memory	1 ^{Note}	Z
XORM A,[m]	Logical XOR ACC to Data Memory	1 ^{Note}	Z
AND A,x	Logical AND immediate Data to ACC	1	Z
OR A,x	Logical OR immediate Data to ACC	1	Z
XOR A,x	Logical XOR immediate Data to ACC	1	Z
CPL [m]	Complement Data Memory	1 ^{Note}	Z
CPLA [m]	Complement Data Memory with result in ACC	1	Z
Increment & De	crement		
INCA [m]	Increment Data Memory with result in ACC	1	Z
INC [m]	Increment Data Memory	1 ^{Note}	Z
DECA [m]	Decrement Data Memory with result in ACC	1	Z
DEC [m]	Decrement Data Memory	1 ^{Note}	Z
Rotate			
RRA [m]	Rotate Data Memory right with result in ACC	1	None
RR [m]	Rotate Data Memory right	1 ^{Note}	None
RRCA [m]	Rotate Data Memory right through Carry with result in ACC	1	С
RRC [m]	Rotate Data Memory right through Carry	1 ^{Note}	С
RLA [m]	Rotate Data Memory left with result in ACC	1	None
RL [m]	Rotate Data Memory left	1 ^{Note}	None
RLCA [m]	Rotate Data Memory left through Carry with result in ACC	1	С
RLC [m]	Rotate Data Memory left through Carry	1 ^{Note}	С

Rev. 1.30 80 May 22, 2023



Mnemonic	Description	Cycles	Flag Affected				
Data Move							
MOV A,[m]	Move Data Memory to ACC	1	None				
MOV [m],A	Move ACC to Data Memory	1 ^{Note}	None				
MOV A,x	Move immediate data to ACC	1	None				
Bit Operation							
CLR [m].i	Clear bit of Data Memory	1 ^{Note}	None				
SET [m].i	Set bit of Data Memory	1 ^{Note}	None				
Branch Operation	n						
JMP addr	Jump unconditionally	2	None				
SZ [m]	Skip if Data Memory is zero	1 ^{Note}	None				
SZA [m]	Skip if Data Memory is zero with data movement to ACC	1 ^{Note}	None				
SZ [m].i	Skip if bit i of Data Memory is zero	1 ^{Note}	None				
SNZ [m].i	Skip if bit i of Data Memory is not zero	1 ^{Note}	None				
SIZ [m]	Skip if increment Data Memory is zero	1 ^{Note}	None				
SDZ [m]	Skip if decrement Data Memory is zero	1 ^{Note}	None				
SIZA [m]	Skip if increment Data Memory is zero with result in ACC	1 ^{Note}	None				
SDZA [m]	Skip if decrement Data Memory is zero with result in ACC	1 ^{Note}	None				
CALL addr	Subroutine call	2	None				
RET	Return from subroutine	2	None				
RET A,x	Return from subroutine and load immediate data to ACC	2	None				
RETI	Return from interrupt	2	None				
Table Read Oper	ation						
TABRD [m]	Read table (specific page or current page) to TBLH and Data Memory	2 ^{Note}	None				
TABRDL [m]	Read table (last page) to TBLH and Data Memory	2 ^{Note}	None				
Miscellaneous							
NOP	No operation	1	None				
CLR [m]	Clear Data Memory	1 ^{Note}	None				
SET [m]	Set Data Memory	1 ^{Note}	None				
CLR WDT	Clear Watchdog Timer	1	TO, PDF				
SWAP [m]	Swap nibbles of Data Memory	1 ^{Note}	None				
SWAPA [m]	Swap nibbles of Data Memory with result in ACC	1	None				
HALT	Enter power down mode	1	TO, PDF				

Note: 1. For skip instructions, if the result of the comparison involves a skip then two cycles are required, if no skip takes place only one cycle is required.

^{2.} Any instruction which changes the contents of the PCL will also require 2 cycles for execution.



Instruction Definition

ADC A,[m] Add Data Memory to ACC with Carry

Description The contents of the specified Data Memory, Accumulator and the carry flag are added.

The result is stored in the Accumulator.

Operation $ACC \leftarrow ACC + [m] + C$

Affected flag(s) OV, Z, AC, C

ADCM A,[m] Add ACC to Data Memory with Carry

Description The contents of the specified Data Memory, Accumulator and the carry flag are added.

The result is stored in the specified Data Memory.

Operation $[m] \leftarrow ACC + [m] + C$

Affected flag(s) OV, Z, AC, C

ADD A,[m] Add Data Memory to ACC

Description The contents of the specified Data Memory and the Accumulator are added.

The result is stored in the Accumulator.

Operation $ACC \leftarrow ACC + [m]$ Affected flag(s) OV, Z, AC, C

ADD A,x Add immediate data to ACC

Description The contents of the Accumulator and the specified immediate data are added.

The result is stored in the Accumulator.

Operation $ACC \leftarrow ACC + x$ Affected flag(s) OV, Z, AC, C

ADDM A,[m] Add ACC to Data Memory

Description The contents of the specified Data Memory and the Accumulator are added.

The result is stored in the specified Data Memory.

 $\label{eq:continuous} \begin{array}{ll} \text{Operation} & & [m] \leftarrow ACC + [m] \\ \text{Affected flag(s)} & & \text{OV, Z, AC, C} \end{array}$

AND A,[m] Logical AND Data Memory to ACC

Description Data in the Accumulator and the specified Data Memory perform a bitwise logical AND

operation. The result is stored in the Accumulator.

Operation $ACC \leftarrow ACC "AND" [m]$

Affected flag(s) Z

AND A,x Logical AND immediate data to ACC

Description Data in the Accumulator and the specified immediate data perform a bit wise logical AND

operation. The result is stored in the Accumulator.

Operation $ACC \leftarrow ACC$ "AND" x

Affected flag(s) Z

ANDM A,[m] Logical AND ACC to Data Memory

Description Data in the specified Data Memory and the Accumulator perform a bitwise logical AND

operation. The result is stored in the Data Memory.

Operation $[m] \leftarrow ACC "AND" [m]$

Affected flag(s) Z



CALL addr Subroutine call

Description Unconditionally calls a subroutine at the specified address. The Program Counter then

increments by 1 to obtain the address of the next instruction which is then pushed onto the stack. The specified address is then loaded and the program continues execution from this new address. As this instruction requires an additional operation, it is a two cycle instruction.

Operation Stack \leftarrow Program Counter + 1

Program Counter ← addr

Affected flag(s) None

CLR [m] Clear Data Memory

Description Each bit of the specified Data Memory is cleared to 0.

Operation $[m] \leftarrow 00H$ Affected flag(s) None

CLR [m].i Clear bit of Data Memory

Description Bit i of the specified Data Memory is cleared to 0.

Operation [m].i \leftarrow Affected flag(s) None

CLR WDT Clear Watchdog Timer

Description The TO, PDF flags and the WDT are all cleared.

Operation WDT cleared

 $\begin{array}{l} \text{TO} \leftarrow 0 \\ \text{PDF} \leftarrow 0 \end{array}$

Affected flag(s) TO, PDF

CPL [m] Complement Data Memory

Description Each bit of the specified Data Memory is logically complemented (1's complement). Bits which

previously contained a 1 are changed to 0 and vice versa.

Operation $[m] \leftarrow [m]$

Affected flag(s) Z

CPLA [m] Complement Data Memory with result in ACC

Description Each bit of the specified Data Memory is logically complemented (1's complement). Bits which

previously contained a 1 are changed to 0 and vice versa. The complemented result is stored in

the Accumulator and the contents of the Data Memory remain unchanged.

Operation $ACC \leftarrow [m]$

Affected flag(s) Z

DAA [m] Decimal-Adjust ACC for addition with result in Data Memory

Description Convert the contents of the Accumulator value to a BCD (Binary Coded Decimal) value

resulting from the previous addition of two BCD variables. If the low nibble is greater than 9 or if AC flag is set, then a value of 6 will be added to the low nibble. Otherwise the low nibble remains unchanged. If the high nibble is greater than 9 or if the C flag is set, then a value of 6 will be added to the high nibble. Essentially, the decimal conversion is performed by adding 00H, 06H, 60H or 66H depending on the Accumulator and flag conditions. Only the C flag may be affected by this instruction which indicates that if the original BCD sum is greater than

100, it allows multiple precision decimal addition.

Operation $[m] \leftarrow ACC + 00H$ or

 $[m] \leftarrow ACC + 06H \text{ or}$ $[m] \leftarrow ACC + 60H \text{ or}$ $[m] \leftarrow ACC + 66H$

Affected flag(s) C



DEC [m] Decrement Data Memory

Description Data in the specified Data Memory is decremented by 1.

Operation $[m] \leftarrow [m] - 1$

Affected flag(s) Z

DECA [m] Decrement Data Memory with result in ACC

Description Data in the specified Data Memory is decremented by 1. The result is stored in the

Accumulator. The contents of the Data Memory remain unchanged.

Operation $ACC \leftarrow [m] - 1$

Affected flag(s) Z

HALT Enter power down mode

Description This instruction stops the program execution and turns off the system clock. The contents of

the Data Memory and registers are retained. The WDT and prescaler are cleared. The power

down flag PDF is set and the WDT time-out flag TO is cleared.

Operation $TO \leftarrow 0$

 $PDF \leftarrow 1$

Affected flag(s) TO, PDF

INC [m] Increment Data Memory

Description Data in the specified Data Memory is incremented by 1.

Operation $[m] \leftarrow [m] + 1$

Affected flag(s) Z

INCA [m] Increment Data Memory with result in ACC

Description Data in the specified Data Memory is incremented by 1. The result is stored in the Accumulator.

The contents of the Data Memory remain unchanged.

Operation $ACC \leftarrow [m] + 1$

Affected flag(s) Z

JMP addr Jump unconditionally

Description The contents of the Program Counter are replaced with the specified address. Program

execution then continues from this new address. As this requires the insertion of a dummy

instruction while the new address is loaded, it is a two cycle instruction.

Operation Program Counter ← addr

Affected flag(s) None

MOV A,[m] Move Data Memory to ACC

Description The contents of the specified Data Memory are copied to the Accumulator.

Operation $ACC \leftarrow [m]$ Affected flag(s) None

MOV A,x Move immediate data to ACC

Description The immediate data specified is loaded into the Accumulator.

Operation $ACC \leftarrow x$ Affected flag(s) None

MOV [m],A Move ACC to Data Memory

Description The contents of the Accumulator are copied to the specified Data Memory.

Operation $[m] \leftarrow ACC$ Affected flag(s) None



NOP No operation

Description No operation is performed. Execution continues with the next instruction.

Operation No operation
Affected flag(s) None

OR A,[m] Logical OR Data Memory to ACC

Description Data in the Accumulator and the specified Data Memory perform a bitwise

logical OR operation. The result is stored in the Accumulator.

Operation $ACC \leftarrow ACC "OR" [m]$

Affected flag(s) Z

OR A,x Logical OR immediate data to ACC

Description Data in the Accumulator and the specified immediate data perform a bitwise logical OR

operation. The result is stored in the Accumulator.

Operation $ACC \leftarrow ACC "OR" x$

Affected flag(s) Z

ORM A,[m] Logical OR ACC to Data Memory

Description Data in the specified Data Memory and the Accumulator perform a bitwise logical OR

operation. The result is stored in the Data Memory.

Operation $[m] \leftarrow ACC "OR" [m]$

Affected flag(s) Z

RET Return from subroutine

Description The Program Counter is restored from the stack. Program execution continues at the restored

address.

Operation Program Counter ← Stack

Affected flag(s) None

RET A,x Return from subroutine and load immediate data to ACC

Description The Program Counter is restored from the stack and the Accumulator loaded with the specified

immediate data. Program execution continues at the restored address.

Operation Program Counter ← Stack

 $ACC \leftarrow x$

Affected flag(s) None

RETI Return from interrupt

Description The Program Counter is restored from the stack and the interrupts are re-enabled by setting the

EMI bit. EMI is the master interrupt global enable bit. If an interrupt was pending when the RETI instruction is executed, the pending Interrupt routine will be processed before returning

to the main program.

Operation Program Counter ← Stack

 $EMI \leftarrow 1$

Affected flag(s) None

RL [m] Rotate Data Memory left

Description The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0.

Operation $[m].(i+1) \leftarrow [m].i; (i=0\sim6)$

 $[m].0 \leftarrow [m].7$

Affected flag(s) None





Rotate Data Memory left with result in ACC RLA [m]

The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0. Description

The rotated result is stored in the Accumulator and the contents of the Data Memory remain

unchanged.

Operation $ACC.(i+1) \leftarrow [m].i; (i=0\sim6)$

 $ACC.0 \leftarrow [m].7$

Affected flag(s) None

Rotate Data Memory left through Carry RLC [m]

The contents of the specified Data Memory and the carry flag are rotated left by 1 bit. Bit 7 Description

replaces the Carry bit and the original carry flag is rotated into bit 0.

Operation $[m].(i+1) \leftarrow [m].i; (i=0\sim6)$

 $[m].0 \leftarrow C$

 $C \leftarrow [m].7$

C Affected flag(s)

RLCA [m] Rotate Data Memory left through Carry with result in ACC

Description Data in the specified Data Memory and the carry flag are rotated left by 1 bit. Bit 7 replaces the

Carry bit and the original carry flag is rotated into the bit 0. The rotated result is stored in the

Accumulator and the contents of the Data Memory remain unchanged.

Operation $ACC.(i+1) \leftarrow [m].i; (i=0\sim6)$

 $ACC.0 \leftarrow C$

 $C \leftarrow [m].7$

Affected flag(s) \mathbf{C}

RR [m] Rotate Data Memory right

The contents of the specified Data Memory are rotated right by 1 bit with bit 0 rotated into bit 7. Description

Operation $[m].i \leftarrow [m].(i+1); (i=0\sim6)$

 $[m].7 \leftarrow [m].0$

Affected flag(s) None

RRA [m] Rotate Data Memory right with result in ACC

Description Data in the specified Data Memory is rotated right by 1 bit with bit 0 rotated into bit 7.

The rotated result is stored in the Accumulator and the contents of the Data Memory remain

unchanged.

Operation $ACC.i \leftarrow [m].(i+1); (i=0\sim6)$

 $ACC.7 \leftarrow [m].0$

Affected flag(s) None

RRC [m] Rotate Data Memory right through Carry

The contents of the specified Data Memory and the carry flag are rotated right by 1 bit. Bit 0 Description

replaces the Carry bit and the original carry flag is rotated into bit 7.

Operation $[m].i \leftarrow [m].(i+1); (i=0\sim6)$

[m].7 ← C

 $C \leftarrow [m].0$

Affected flag(s) \mathbf{C}

Rev. 1.30 86 May 22, 2023



RRCA [m] Rotate Data Memory right through Carry with result in ACC

Description Data in the specified Data Memory and the carry flag are rotated right by 1 bit. Bit 0 replaces

the Carry bit and the original carry flag is rotated into bit 7. The rotated result is stored in the

Accumulator and the contents of the Data Memory remain unchanged.

Operation ACC.i \leftarrow [m].(i+1); (i=0 \sim 6)

 $ACC.7 \leftarrow C$ $C \leftarrow [m].0$

Affected flag(s) C

SBC A,[m] Subtract Data Memory from ACC with Carry

Description The contents of the specified Data Memory and the complement of the carry flag are

subtracted from the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is

positive or zero, the C flag will be set to 1.

Operation $ACC \leftarrow ACC - [m] - \overline{C}$

Affected flag(s) OV, Z, AC, C

SBCM A,[m] Subtract Data Memory from ACC with Carry and result in Data Memory

Description The contents of the specified Data Memory and the complement of the carry flag are

subtracted from the Accumulator. The result is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is

positive or zero, the C flag will be set to 1.

Operation $[m] \leftarrow ACC - [m] - \overline{C}$

Affected flag(s) OV, Z, AC, C

SDZ [m] Skip if decrement Data Memory is 0

Description The contents of the specified Data Memory are first decremented by 1. If the result is 0 the

following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program

proceeds with the following instruction.

Operation $[m] \leftarrow [m] - 1$

Skip if [m]=0

Affected flag(s) None

SDZA [m] Skip if decrement Data Memory is zero with result in ACC

Description The contents of the specified Data Memory are first decremented by 1. If the result is 0, the

following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy

instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0,

the program proceeds with the following instruction.

Operation $ACC \leftarrow [m] - 1$

Skip if ACC=0

Affected flag(s) None

SET [m] Set Data Memory

Description Each bit of the specified Data Memory is set to 1.

 $\begin{array}{ll} \text{Operation} & [m] \leftarrow \text{FFH} \\ \text{Affected flag(s)} & \text{None} \end{array}$

SET [m].i Set bit of Data Memory

Description Bit i of the specified Data Memory is set to 1.

Operation [m].i \leftarrow 1 Affected flag(s) None





SIZ [m] Skip if increment Data Memory is 0

Description The contents of the specified Data Memory are first incremented by 1. If the result is 0, the

following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program

proceeds with the following instruction.

Operation $[m] \leftarrow [m] + 1$

Skip if [m]=0

Affected flag(s) None

SIZA [m] Skip if increment Data Memory is zero with result in ACC

Description The contents of the specified Data Memory are first incremented by 1. If the result is 0, the

following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not

0 the program proceeds with the following instruction.

Operation $ACC \leftarrow [m] + 1$

Skip if ACC=0

Affected flag(s) None

SNZ [m].i Skip if bit i of Data Memory is not 0

Description If bit i of the specified Data Memory is not 0, the following instruction is skipped. As this

requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is 0 the program proceeds with the following instruction.

Operation Skip if $[m].i \neq 0$

Affected flag(s) None

SUB A,[m] Subtract Data Memory from ACC

Description The specified Data Memory is subtracted from the contents of the Accumulator. The result is

stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be

cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.

Operation $ACC \leftarrow ACC - [m]$

Affected flag(s) OV, Z, AC, C

SUBM A,[m] Subtract Data Memory from ACC with result in Data Memory

Description The specified Data Memory is subtracted from the contents of the Accumulator. The result is

stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be

cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.

Operation $[m] \leftarrow ACC - [m]$ Affected flag(s) OV, Z, AC, C

SUB A,x Subtract immediate data from ACC

OV, Z, AC, C

Description The immediate data specified by the code is subtracted from the contents of the Accumulator.

The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.

Operation $ACC \leftarrow ACC - x$

SWAP [m] Swap nibbles of Data Memory

Description The low-order and high-order nibbles of the specified Data Memory are interchanged.

Operation [m].3 \sim [m].0 \leftrightarrow [m].7 \sim [m].4

Affected flag(s) None

Affected flag(s)

Rev. 1.30 88 May 22, 2023



SWAPA [m] Swap nibbles of Data Memory with result in ACC

Description The low-order and high-order nibbles of the specified Data Memory are interchanged. The

result is stored in the Accumulator. The contents of the Data Memory remain unchanged.

Operation ACC.3 \sim ACC.0 \leftarrow [m].7 \sim [m].4

 $ACC.7 \sim ACC.4 \leftarrow [m].3 \sim [m].0$

Affected flag(s) None

SZ [m] Skip if Data Memory is 0

Description If the contents of the specified Data Memory is 0, the following instruction is skipped. As this

requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds with the following instruction.

Operation Skip if [m]=0

Affected flag(s) None

SZA [m] Skip if Data Memory is 0 with data movement to ACC

Description The contents of the specified Data Memory are copied to the Accumulator. If the value is zero,

the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the

program proceeds with the following instruction.

Operation $ACC \leftarrow [m]$

Skip if [m]=0

Affected flag(s) None

SZ [m].i Skip if bit i of Data Memory is 0

Description If bit i of the specified Data Memory is 0, the following instruction is skipped. As this requires

the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the population of the program proceeds with the following instruction.

instruction. If the result is not 0, the program proceeds with the following instruction.

Operation Skip if [m].i=0

Affected flag(s) None

TABRD [m] Read table (specific page or current page) to TBLH and Data Memory

Description The low byte of the program code addressed by the table pointer (TBHP and TBLP or only

TBLP if no TBHP) is moved to the specified Data Memory and the high byte moved to

TBLH.

Operation $[m] \leftarrow \text{program code (low byte)}$

TBLH ← program code (high byte)

Affected flag(s) None

TABRDL [m] Read table (last page) to TBLH and Data Memory

Description The low byte of the program code (last page) addressed by the table pointer (TBLP) is moved

to the specified Data Memory and the high byte moved to TBLH.

Operation $[m] \leftarrow program code (low byte)$

TBLH ← program code (high byte)

Affected flag(s) None

XOR A,[m] Logical XOR Data Memory to ACC

Description Data in the Accumulator and the specified Data Memory perform a bitwise logical XOR

operation. The result is stored in the Accumulator.

Operation $ACC \leftarrow ACC "XOR" [m]$

Affected flag(s) Z





XORM A,[m] Logical XOR ACC to Data Memory

Description Data in the specified Data Memory and the Accumulator perform a bitwise logical XOR

operation. The result is stored in the Data Memory.

Operation $[m] \leftarrow ACC "XOR" [m]$

Affected flag(s) Z

XOR A,x Logical XOR immediate data to ACC

Description Data in the Accumulator and the specified immediate data perform a bitwise logical XOR

operation. The result is stored in the Accumulator.

Operation $ACC \leftarrow ACC "XOR" x$

Affected flag(s) Z

Rev. 1.30 90 May 22, 2023



Package Information


Note that the package information provided here is for consultation purposes only. As this information may be updated at regular intervals users are reminded to consult the <u>Holtek website</u> for the latest version of the <u>Package/Carton Information</u>.

Additional supplementary information with regard to packaging is listed below. Click on the relevant section to be transferred to the relevant website page.

- Further Package Information (include Outline Dimensions, Product Tape and Reel Specifications)
- Packing Meterials Information
- · Carton information



8-pin SOP (150mil) Outline Dimensions








Cumbal	Dimensions in inch					
Symbol	Min.	Nom.	Max.			
A	_	0.236 BSC	_			
В	_	0.154 BSC	_			
С	0.012	_	0.020			
C'	_	0.193 BSC	_			
D	_	_	0.069			
E	_	0.050 BSC	_			
F	0.004	_	0.010			
G	0.016	_	0.050			
Н	0.004	_	0.010			
α	0°	_	8°			

Cumhal	Dimensions in mm					
Symbol	Min.	Nom.	Max.			
A	_	6 BSC	_			
В	_	3.9 BSC	_			
С	0.31	_	0.51			
C'	_	4.9 BSC	_			
D	_	_	1.75			
Е	_	1.27 BSC	_			
F	0.10	_	0.25			
G	0.40	_	1.27			
Н	0.10	_	0.25			
α	0°	_	8°			

Rev. 1.30 92 May 22, 2023



10-pin SOP (150mil) Outline Dimensions







Cumbal	Dimensions in inch					
Symbol	Min.	Nom.	Max.			
A	_	0.236 BSC	_			
В	_	0.154 BSC	_			
С	0.012	_	0.018			
C'	_	0.193 BSC	_			
D	_	_	0.069			
E	_	0.039 BSC	_			
F	0.004	_	0.010			
G	0.016	_	0.050			
Н	0.004	_	0.010			
α	0°	_	8°			

Symbol	Dimensions in mm					
Symbol	Min.	Nom.	Max.			
A	_	6.00 BSC	_			
В	_	3.90 BSC	_			
С	0.30	_	0.45			
C'	_	4.90 BSC	_			
D	_	_	1.75			
E	_	1.00 BSC	_			
F	0.10	_	0.25			
G	0.40	_	1.27			
Н	0.10	_	0.25			
α	0°	_	8°			



Copyright[©] 2023 by HOLTEK SEMICONDUCTOR INC. All Rights Reserved.

The information provided in this document has been produced with reasonable care and attention before publication, however, HOLTEK does not guarantee that the information is completely accurate. The information contained in this publication is provided for reference only and may be superseded by updates. HOLTEK disclaims any expressed, implied or statutory warranties, including but not limited to suitability for commercialization, satisfactory quality, specifications, characteristics, functions, fitness for a particular purpose, and non-infringement of any third-party's rights. HOLTEK disclaims all liability arising from the information and its application. In addition, HOLTEK does not recommend the use of HOLTEK's products where there is a risk of personal hazard due to malfunction or other reasons. HOLTEK hereby declares that it does not authorise the use of these products in life-saving, life-sustaining or safety critical components. Any use of HOLTEK's products in life-saving/sustaining or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold HOLTEK harmless from any damages, claims, suits, or expenses resulting from such use. The information provided in this document, including but not limited to the content, data, examples, materials, graphs, and trademarks, is the intellectual property of HOLTEK (and its licensors, where applicable) and is protected by copyright law and other intellectual property laws. No license, express or implied, to any intellectual property right, is granted by HOLTEK herein. HOLTEK reserves the right to revise the information described in the document at any time without prior notice. For the latest information, please contact us.

Rev. 1.30 94 May 22, 2023