



---

**Half-bridge Induction Cooker Flash MCU**

**HT45F0074**

Revision: V1.20 Date: June 22, 2022

[www.holtek.com](http://www.holtek.com)

## Features

### CPU Features

- Operating Voltage:
  - ♦  $f_{SYS}=16\text{MHz}$ : 4.5V~5.5V
- Up to 0.25 $\mu\text{s}$  instruction cycle with 16MHz system clock at  $V_{DD}=5\text{V}$
- Power down and wake-up functions to reduce power consumption
- Oscillator types
  - ♦ Internal High Speed 32MHz/16MHz RC – HIRC
  - ♦ Internal Low Speed 32kHz RC – LIRC
- Multi-mode operation: FAST, SLOW, IDLE and SLEEP
- Fully integrated internal oscillators require no external components
- All instructions executed in one to three instruction cycles
- Table read instructions
- 115 powerful instructions
- 8-level subroutine nesting
- Bit manipulation instruction

### Peripheral Features

- Flash Program Memory: 8K $\times$ 16
- RAM Data Memory: 512 $\times$ 8
- True EEPROM Memory: 128 $\times$ 8
- Watchdog Timer function
- 20 bidirectional I/O lines
- Two external interrupt lines shared with I/O pins
- Multiple Timer Modules for time measure, input capture, compare match output, PWM output or single pulse output functions
- Universal Serial Interface Module – USIM for SPI, I<sup>2</sup>C or UART communication
- Dual Time-Base functions for generation of fixed time interrupt signals
- 16-bit Cyclic Redundancy Check Unit
- 16-bit Multiplier/Divider Unit
- 12-bit PWM generator
  - ♦ Complementary outputs with respectively programmable deadtime
  - ♦ 10-bit TMC for time measure and phase signal capture measure
  - ♦ Phase detection and protection mechanisms
  - ♦ Provides PWM automatic turn-off circuitry
- 8-external-channel 12-bit resolution A/D converter supporting 2-channel automatic conversion mode
- Seven sets of over voltage protection circuits with interrupts
  - ♦ Providing over voltage protections
  - ♦ Providing Zero Current Switch (ZCS) signal outputs, OVP0INT and OVP1INT, for cookware detection
  - ♦ OVP2INT, OVP3INT and OVP4INT can trigger PWM automatic turn-off circuitry

- Operational amplifier with programmable gain
- Low Voltage Reset function
- Low Voltage Detect function
- Package types: 20-pin NSOP, 24-pin SOP

## General Description


The HT45F0074 is an ASSP Flash Memory type 8-bit high performance RISC architecture microcontroller especially designed for Half-bridge induction cooker applications. For power control requirements, the device provides a complete hardware protection mechanism which includes over-current protection as well as surge and phase protection. The device includes a fully integrated 12-bit A/D converter supporting a 2-channel automatic conversion function, which can be used for measuring parameters such as the induction cooker voltage and current values. These integral functions are aimed at implementing the essential functions of the half-bridge induction cooker and offer the benefits of a greatly reduced number of external components and smaller PCB areas.

The device provides an integrated PWM generator providing complementary outputs to implement operating frequency point phase detection. As the operating frequency affects the current value, this can achieve power control for half-bridge induction cookers with logic control. The PWM complementary outputs have an adjustable frequency range of 7.8kHz ~16MHz with an adjustable frequency unit of 1/32MHz, a 12-bit resolution Duty and a 12-bit programmable deadtime of 31.25ns~128μs. The complementary output period can be adjusted individually. These features combine to make the device especially suitable for half-bridge induction cooker applications. When the operating frequency is in the resonant capacitor region, the PWM period and duty will be adjusted automatically by the hardware according to user settings, pushing the operating frequency into the resonant inductor region or turning off the PWM automatically.


A set of operational amplifier together with four sets of over-voltage protection circuits is provided for amplifying and measuring the resonant current signal to calculate the power. Here two OVP circuits are used, one OVP circuit is used for voltage zero cross detection and one OVP circuit is for control of the positive and negative half-cycle current.

The device meets with all the mainstream specifications for half-bridge induction cookers and half-bridge microwave ovens. More details about application development information is provided in the Application Description section or visit Holtek website to find Induction Application Solutions.


**Block Diagram**



## Pin Assignment



**HT45F0074/HT45V0074**  
**20 NSOP-A**



**HT45F0074/HT45V0074**  
**24 SOP-A**

- Note: 1. If the pin-shared pin functions have multiple outputs simultaneously, the desired pin-shared function is determined by the corresponding software control bits.
2. For less pin-count package types there will be unbonded pins which should be properly configured to avoid unwanted current consumption resulting from floating input conditions. Refer to the “Standby Current Considerations” and “Input/Output Ports” sections.
3. Pin functions OCDSCK and OCSDA which are pin-shared with PA2 and PA0 are only available in the OCDS EV device HT45V0074.

## Pin Description

The function of each pin is listed in the following table, however the details behind how each pin is configured is contained in other sections of the datasheet. Note that the pin description refers to the largest package size, as a result some pins may not exist on smaller package types.

Pin Name	Function	OPT	I/T	O/T	Description
PA0/SDO/TX/ SCK/SCL/ICPDA/ OCDSDA	PA0	PAPU PAWU PAS0	ST	CMOS	General purpose I/O. Register enabled pull-high and wake-up.
	SDO	PAS0	—	CMOS	SPI serial data output pin
	TX	PAS0	—	CMOS	UART transmitter pin
	SCK	PAS0 IFS0	ST	CMOS	SPI serial clock pin
	SCL	PAS0 IFS0	ST	NMOS	I <sup>2</sup> C clock line
	ICPDA	—	ST	CMOS	ICP Address/Data pin
	OCDSDA	—	ST	CMOS	OCDS Address/Data pin, for EV chip only
PA1/OVP16P	PA1	PAPU PAWU PAS0	ST	CMOS	General purpose I/O. Register enabled pull-high and wake-up.
	OVP16P	PAS0	AN	—	OVP1 and OVP6 positive input pin
PA2/SDI/SDA/RX/ ICPCK/OCDSCK	PA2	PAPU PAWU PAS0	ST	CMOS	General purpose I/O. Register enabled pull-high and wake-up.
	SDI	PAS0 IFS0	ST	—	SPI serial data input pin
	SDA	PAS0 IFS0	ST	NMOS	I <sup>2</sup> C data line
	RX	PAS0 IFS0	ST	—	UART receiver pin
	ICPCK	—	ST	CMOS	ICP Clock pin
	OCDSCK	—	ST	—	OCDS Clock pin, for EV chip only
PA3/OVP3P	PA3	PAPU PAWU PAS0	ST	CMOS	General purpose I/O. Register enabled pull-high and wake-up.
	OVP3P	PAS0	AN	—	OVP3 positive input pin
PA4/OVP4P	PA4	PAPU PAWU PAS1	ST	CMOS	General purpose I/O. Register enabled pull-high and wake-up.
	OVP4P	PAS1	AN	—	OVP4 positive input pin
PA5/OVP5P	PA5	PAPU PAWU PAS1	ST	CMOS	General purpose I/O. Register enabled pull-high and wake-up.
	OVP5P	PAS1	AN	—	OVP5 positive input pin
PA6/OPINP	PA6	PAPU PAWU PAS1	ST	CMOS	General purpose I/O. Register enabled pull-high and wake-up.
	OPINP	PAS1	AN	—	OPAMP positive input pin
PA7/TMCKO/ OPINN0	PA7	PAPU PAWU PAS1	ST	CMOS	General purpose I/O. Register enabled pull-high and wake-up.
	TMCKO	PAS1	—	CMOS	10-bit TMC CLK output pin
	OPINN0	PAS1	AN	—	OPAMP negative input pin

Pin Name	Function	OPT	I/T	O/T	Description
PB0/OPINN1/AN0	PB0	PBPU PBS0	ST	CMOS	General purpose I/O. Register enabled pull-high.
	OPINN1	PBS0	AN	—	OPAMP negative input pin
	AN0	PBS0	AN	—	A/D Converter analog input channel 0
PB1/OPARO/AN1	PB1	PBPU PBS0	ST	CMOS	General purpose I/O. Register enabled pull-high.
	OPARO	PBS0	—	AN	OPAMP output pin
	AN1	PBS0	AN	—	A/D Converter analog input channel 1
PB2/CTCK0/ PHASE/AN2/VREF	PB2	PBPU PBS0	ST	CMOS	General purpose I/O. Register enabled pull-high.
	CTCK0	PBS0	ST	—	CTM0 TCK input pin
	PHASE	PBS0	—	CMOS	PHASE output pin
	AN2	PBS0	AN	—	A/D Converter analog input channel 2
PB3/CTCK1/AN3	VREF	PBS0	AN	—	A/D Converter reference voltage input
	PB3	PBPU PBS0	ST	CMOS	General purpose I/O. Register enabled pull-high.
	CTCK1	PBS0	ST	—	CTM1 TCK input pin
	AN3	PBS0	AN	—	A/D Converter analog input channel 3
PB4/CTCK2/INT0/ CTP0B/AN4	PB4	PBPU PBS1	ST	CMOS	General purpose I/O. Register enabled pull-high.
	CTCK2	PBS1	ST	—	CTM2 TCK input pin
	INT0	PBS1	ST	—	External interrupt 0
	CTP0B	PBS1	—	CMOS	CTM0 inverted output pin
PB5/PTPI/INT1/ CTP1B/AN5	AN4	PBS1	AN	—	A/D Converter analog input channel 4
	PB5	PBPU PBS1	ST	CMOS	General purpose I/O. Register enabled pull-high.
	PTPI	PBS1	ST	—	PTM capture input pin
	INT1	PBS1	ST	—	External interrupt 1
PB6/SDI/SDA/RX/ AN6	CTP1B	PBS1	—	CMOS	CTM1 inverted output pin
	AN5	PBS1	AN	—	A/D Converter analog input channel 5
	PB6	PBPU PBS1	ST	CMOS	General purpose I/O. Register enabled pull-high.
	SDI	PBS1 IFS0	ST	—	SPI serial data input pin
	SDA	PBS1 IFS0	ST	NMOS	I <sup>2</sup> C data line
PB7/CTP2/SCK/ SCL/AN7	RX	PBS1 IFS0	ST	—	UART receiver pin
	AN6	PBS1	AN	—	A/D Converter analog input channel 6
	PB7	PBPU PBS1	ST	CMOS	General purpose I/O. Register enabled pull-high.
	CTP2	PBS1	ST	—	CTM2 output pin
	SCK	PBS1 IFS0	ST	CMOS	SPI serial clock pin
SCL	PBS1 IFS0	ST	NMOS	I <sup>2</sup> C clock line	
AN7	PBS1	AN	—	A/D Converter analog input channel 7	



## D.C. Characteristics

For data in the following tables, note that factors such as oscillator type, operating voltage, operating frequency, pin load conditions, temperature and program instruction type, etc., can all exert an influence on the measured values.

### Operating Voltage Characteristics

Ta=25°C, unless otherwise specified.

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V <sub>DD</sub>	Operating Voltage – HIRC	f <sub>sys</sub> =f <sub>HIRC</sub> =16MHz	4.5	—	5.5	V
	Operating Voltage – LIRC	f <sub>sys</sub> =f <sub>LIRC</sub> =32kHz	4.5	—	5.5	V

### Operating Current Characteristics

Ta=25°C, unless otherwise specified.

Symbol	Normal Operation	Test Conditions		Min.	Typ.	Max.	Unit
		V <sub>DD</sub>	Conditions				
I <sub>DD</sub>	SLOW Mode – LIRC	5V	f <sub>sys</sub> =f <sub>LIRC</sub> =32kHz	—	30	50	μA
	FAST Mode – HIRC	5V	f <sub>sys</sub> =f <sub>HIRC</sub> =16MHz	—	4.2	6.3	mA

Note: When using the characteristic table data, the following notes should be taken into consideration:

1. Any digital inputs are setup in a non-floating condition.
2. All measurements are taken under conditions of no load and with all peripherals in an off state.
3. There are no DC current paths.
4. All Operating Current values are measured using a continuous NOP instruction program loop.

### Standby Current Characteristics

Ta=25°C, unless otherwise specified.

Symbol	Standby Mode	Test Conditions		Min.	Typ.	Max.	Unit
		V <sub>DD</sub>	Conditions				
I <sub>STB</sub>	SLEEP Mode	5V	WDT on	—	3	5	μA
	IDLE0 Mode – LIRC	5V	f <sub>sub</sub> on	—	5	10	μA
	IDLE1 Mode – HIRC	5V	f <sub>sub</sub> on, f <sub>sys</sub> =16MHz	—	2.0	3.0	mA

Notes: When using the characteristic table data, the following notes should be taken into consideration:

1. Any digital inputs are setup in a non-floating condition.
2. All measurements are taken under conditions of no load and with all peripherals in an off state.
3. There are no DC current paths.
4. All Standby Current values are taken after a HALT instruction execution thus stopping all instruction execution.

## A.C. Characteristics

For data in the following tables, note that factors such as oscillator type, operating voltage, operating frequency and temperature etc., can all exert an influence on the measured values.

### High Speed Internal Oscillator Frequency Accuracy

During the program writing operation the writer will trim the HIRC oscillator at a user selected HIRC frequency and user selected voltage of 5V.


Symbol	Parameter	Test Conditions		Min.	Typ.	Max.	Unit
		V <sub>DD</sub>	Temp.				
f <sub>HIRC</sub>	16MHz Writer Trimmed HIRC Frequency	5V	25°C	-1%	16	+1%	MHz
			-40°C~85°C	-2%	16	+2%	
		4.5V~5.5V	25°C	-2.5%	16	+2.5%	
			-40°C~85°C	-3%	16	+3%	
f <sub>PWM</sub>	32MHz Writer Trimmed HIRC Frequency	5V	25°C	-1%	32	+1%	MHz
			-40°C~85°C	-2%	32	+2%	
		4.5V~5.5V	25°C	-2.5%	32	+2.5%	
			-40°C~85°C	-3%	32	+3%	

- Note: 1. The 5V value for V<sub>DD</sub> is provided as this is the selectable fixed voltage at which the HIRC frequency is trimmed by the writer.  
 2. The row below the 5V trim voltage row is provided to show the values for the specific V<sub>DD</sub> range operating voltage.

### Low Speed Internal Oscillator Characteristics – LIRC

Symbol	Parameter	Test Conditions		Min.	Typ.	Max.	Unit
		V <sub>DD</sub>	Temp.				
f <sub>LIRC</sub>	LIRC Frequency	4.5V~5.5V	25°C	-5%	32	+5%	kHz
			-40°C~85°C	-10%	32	+10%	
t <sub>START</sub>	LIRC Start-up Time	—	—	—	—	100	μs

### Operating Frequency Characteristic Curve



### System Start Up Time Characteristics

Ta=25°C, unless otherwise specified.

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
t <sub>SST</sub>	System Start-up Time	f <sub>SYS</sub> =f <sub>H</sub> ~f <sub>H</sub> /64, f <sub>H</sub> =f <sub>HIRC</sub>	—	16	—	t <sub>HIRC</sub>
	Wake-up from condition where f <sub>SYS</sub> is off	f <sub>SYS</sub> =f <sub>SUB</sub> =f <sub>LIRC</sub>	—	2	—	t <sub>LIRC</sub>
	System Start-up Time	f <sub>SYS</sub> =f <sub>H</sub> ~f <sub>H</sub> /64, f <sub>H</sub> =f <sub>HIRC</sub>	—	2	—	t <sub>H</sub>
	Wake-up from condition where f <sub>SYS</sub> is on	f <sub>SYS</sub> =f <sub>SUB</sub> =f <sub>LIRC</sub>	—	2	—	t <sub>SUB</sub>
t <sub>RSTD</sub>	System Speed Switch Time FAST to SLOW Mode or SLOW to FAST Mode	f <sub>HIRC</sub> switches from off → on	—	16	—	t <sub>HIRC</sub>
	System Reset Delay Time Reset source from Power-on reset or LVR hardware reset	RR <sub>POR</sub> =5V/ms	42	48	54	ms
	System Reset Delay Time WDTC register software reset	—	—	—	—	—
t <sub>SRESET</sub>	System Reset Delay Time WDT overflow reset	—	14	16	18	ms
	Minimum Software Reset Width to Reset	—	45	90	120	μs

- Note: 1. For the System Start-up time values, whether f<sub>SYS</sub> is on or off depends upon the mode type and the chosen f<sub>SYS</sub> system oscillator. Details are provided in the System Operating Modes section.
2. The time units, shown by the symbols t<sub>HIRC</sub> etc. are the inverse of the corresponding frequency values as provided in the frequency tables. For example t<sub>HIRC</sub>=1/f<sub>HIRC</sub>, t<sub>SYS</sub>=1/f<sub>SYS</sub> etc.
3. If the LIRC is used as the system clock, then an additional LIRC start up time, t<sub>START</sub>, as provided in the LIRC frequency table, must be added to the t<sub>SST</sub> time in the table above.
4. The System Speed Switch Time is effectively the time taken for the newly activated oscillator to start up.

### Input/Output Characteristics

Ta=25°C, unless otherwise specified.

Symbol	Parameter	Test Conditions		Min.	Typ.	Max.	Unit
		V <sub>DD</sub>	Conditions				
V <sub>IL</sub>	Input Low Voltage for I/O Ports or Input Pins	5V	—	0	—	1.5	V
		—		0		0.2V <sub>DD</sub>	
V <sub>IH</sub>	Input High Voltage for I/O Ports or Input Pins	5V	—	3.5	—	5.0	V
		—		0.8V <sub>DD</sub>		V <sub>DD</sub>	
I <sub>OL</sub>	Sink Current for I/O Ports	5V	V <sub>OL</sub> =0.1V <sub>DD</sub>	32	65	—	mA
	Sink Current for PWM0/PWM1	5V	V <sub>OL</sub> =0.1V <sub>DD</sub>	32	65	—	mA
I <sub>OH</sub>	Source Current for I/O Ports	5V	V <sub>OH</sub> =0.9V <sub>DD</sub>	-8	-16	—	mA
	Source Current for PWM0/PWM1	5V	V <sub>OH</sub> =0.9V <sub>DD</sub>	-8	-16	—	mA
R <sub>PH</sub>	Pull-High Resistance for I/O Ports <sup>(Note)</sup>	5V	—	10	30	50	kΩ
t <sub>INT</sub>	External Interrupt Minimum Pulse Width	—	—	10	—	—	μs
t <sub>CTCK</sub>	CTM CTCKn Input Pin Minimum Pulse Width	—	—	0.3	—	—	μs
t <sub>PTPI</sub>	PTM PTPI Input Pin Minimum Pulse Width	—	—	0.3	—	—	μs
I <sub>LEAK</sub>	Input Leakage Current	5V	V <sub>IN</sub> =V <sub>DD</sub> or V <sub>IN</sub> =V <sub>SS</sub>	—	—	±1	μA

- Note: The R<sub>PH</sub> internal pull high resistance value is calculated by connecting to ground and enabling the input pin with a pull-high resistor and then measuring the pin sink current at the specified supply voltage level. Dividing the voltage by this measured current provides the R<sub>PH</sub> value.

## Memory Characteristics

Ta=25°C, unless otherwise specified.

Symbol	Parameter	Test Conditions		Min.	Typ.	Max.	Unit
		V <sub>DD</sub>	Conditions				
V <sub>RW</sub>	V <sub>DD</sub> for Read/Write	—	—	V <sub>DDmin</sub>	—	V <sub>DDmax</sub>	V
<b>Flash Program / Data EEPROM Memory</b>							
t <sub>DEW</sub>	Erase/Write Cycle Time	—	—	—	4	6	ms
I <sub>DDPGM</sub>	Programming/Erase Current on V <sub>DD</sub>	—	—	—	—	5.0	mA
E <sub>P</sub>	Cell Endurance – Flash Program Memory	—	—	10K	—	—	E/W
	Cell Endurance – Data EEPROM Memory	—	—	100K	—	—	E/W
t <sub>RETD</sub>	ROM Data Retention Time	—	—	—	40	—	Year
<b>RAM Data Memory</b>							
V <sub>DR</sub>	RAM Data Retention Voltage	—	Device in SLEEP Mode	1.0	—	—	V

## LVD & LVR Electrical Characteristics

Ta=25°C, unless otherwise specified.

Symbol	Parameter	Test Conditions		Min.	Typ.	Max.	Unit
		V <sub>DD</sub>	Conditions				
V <sub>LVR</sub>	Low Voltage Reset Voltage	—	LVR enable	-5%	3.15	+5%	V
V <sub>LVD</sub>	Low Voltage Detection Voltage	—	LVD enable, voltage select 3.3V	-5%	3.3	+5%	V
			LVD enable, voltage select 3.6V		3.6		
			LVD enable, voltage select 4.0V		4.0		
I <sub>LVR/LVDBG</sub>	Operating Current	5V	LVD enable, LVR enable, VBGEN=0	—	20	25	μA
			LVD enable, LVR enable, VBGEN=1	—	180	200	
t <sub>LVDS</sub>	LVDO Stable Time	—	For LVR enable, VBGEN=0, LVD off → on	—	—	15	μs
			For LVR disable, VBGEN=0, LVD off → on	—	—	150	
t <sub>LVR</sub>	Minimum Low Voltage Width to Reset	—	—	120	240	480	μs
t <sub>LVD</sub>	Minimum Low Voltage Width to Interrupt	—	—	60	120	240	μs
I <sub>LVR</sub>	Additional Current for LVR Enable	—	LVD disable, VBGEN=0	—	—	24	μA
I <sub>LVD</sub>	Additional Current for LVD Enable	—	LVR disable, VBGEN=0	—	—	24	μA

## Reference Voltage Characteristics

Ta=25°C, unless otherwise specified.

Symbol	Parameter	Test Conditions		Min.	Typ.	Max.	Unit
		V <sub>DD</sub>	Conditions				
V <sub>BG</sub>	Bandgap Reference Voltage	—	—	-5%	1.04	+5%	V
t <sub>BGS</sub>	V <sub>BG</sub> Turn On Stable Time	—	No load	—	—	150	μs
I <sub>BG</sub>	Additional Current for Bandgap Reference Enable	—	LVR disable, LVD disable	—	—	180	μA

- Note: 1. All the above parameters are measured under conditions of no load condition unless otherwise described.  
 2. A 0.1μF ceramic capacitor should be connected between V<sub>DD</sub> and GND.  
 3. The V<sub>BG</sub> voltage is used as the A/D converter input.

## A/D Converter Electrical Characteristics

Ta=25°C, unless otherwise specified.

Symbol	Parameter	Test Conditions		Min.	Typ.	Max.	Unit
		V <sub>DD</sub>	Conditions				
V <sub>ADI</sub>	Input Voltage	—	—	0	—	V <sub>REF</sub>	V
V <sub>REF</sub>	Reference Voltage	—	—	2	—	V <sub>DD</sub>	V
DNL	Differential Non-linearity	5V	V <sub>REF</sub> =V <sub>DD</sub> , t <sub>ADCK</sub> =0.5μs Ta=-40°C~85°C	-3	—	+3	LSB
INL	Integral Non-linearity	5V	V <sub>REF</sub> =V <sub>DD</sub> , t <sub>ADCK</sub> =0.5μs Ta=-40°C~85°C	-4	—	+4	LSB
I <sub>ADC</sub>	Additional Current for A/D Converter Enable	5V	No load, t <sub>ADCK</sub> =0.5μs	—	0.5	0.7	mA
t <sub>ADCK</sub>	A/D Converter Clock Period	—	—	0.5	—	10	μs
t <sub>ON2ST</sub>	A/D Converter On-to-Start Time	—	—	4	—	—	μs
t <sub>ADS</sub>	Sampling time	—	—	—	4	—	t <sub>ADCK</sub>
t <sub>ADC</sub>	One Conversion Time (Include A/D Sample and Hold Time)	—	—	—	16	—	t <sub>ADCK</sub>

## Operational Amplifier Electrical Characteristics

Ta=25°C, unless otherwise specified.

Symbol	Parameter	Test Conditions		Min.	Typ.	Max.	Unit
		V <sub>DD</sub>	Conditions				
I <sub>OPA</sub>	Additional Current for Operational Amplifier Enable	5V	No load	—	300	600	μA
V <sub>OS</sub>	Input Offset Voltage	5V	Without calibration (OPOOF[5:0]=100000B)	-15	—	15	mV
			With calibration	-2	—	2	
V <sub>CM</sub>	Common Mode Voltage Range	5V	—	V <sub>SS</sub>	—	V <sub>DD</sub> -1.4	V
V <sub>OR</sub>	Maximum Output Voltage Range	5V	—	V <sub>SS</sub> +0.1	—	V <sub>DD</sub> -0.1	V
R <sub>OPAR1</sub>	OPAR1 Resistance Value	5V	—	7.5	10	12.5	kΩ
SR	Slew Rate	5V	No load	0.6	1.8	—	V/μs
GBW	Gain Bandwidth	5V	R <sub>LOAD</sub> =1MΩ, C <sub>LOAD</sub> =100pF	600	2200	—	kHz
PSRR	Power Supply Rejection Ratio	5V	—	60	80	—	dB
CMRR	Common Mode Rejection Ratio	5V	—	—	60	—	dB
GA	PGA Gain Accuracy <sup>(Note)</sup>	5V	Relative gain	-5	—	5	%

Note: The PGA gain accuracy is guaranteed only when the PGA output voltage meets the V<sub>OR</sub> specification.

## Over Voltage Protection Electrical Characteristics


Ta=25°C, unless otherwise specified

Symbol	Parameter	Test Conditions		Min.	Typ.	Max.	Unit
		V <sub>DD</sub>	Conditions				
I <sub>OV</sub> P	Operating Current	5V	OVPnEN=1, DAC V <sub>REF</sub> =V <sub>DD</sub>	—	500	750	μA
V <sub>OS</sub>	Input Offset Voltage	5V	With calibration	-2	—	2	mV
V <sub>HYS</sub>	Hysteresis	5V	HYSn[1:0]=00B	0	0	5	mV
			HYSn[1:0]=01B	15	30	45	
			HYSn[1:0]=10B	40	60	80	
			HYSn[1:0]=11B	60	80	100	
V <sub>CM</sub>	Common Mode Voltage Range	5V	—	V <sub>SS</sub>	—	V <sub>DD</sub> -1.4	V
DNL	Differential Non-linearity	5V	DAC V <sub>REF</sub> =V <sub>DD</sub>	—	—	±1	LSB
INL	Integral Non-linearity	5V	DAC V <sub>REF</sub> =V <sub>DD</sub>	—	—	±1.5	LSB

## Power-on Reset Characteristics

Ta=25°C, unless otherwise specified

Symbol	Parameter	Test Conditions		Min.	Typ.	Max.	Unit
		V <sub>DD</sub>	Conditions				
V <sub>POR</sub>	V <sub>DD</sub> Start Voltage to Ensure Power-on Reset	—	—	—	—	100	mV
RR <sub>POR</sub>	V <sub>DD</sub> Rising Rate to Ensure Power-on Reset	—	—	0.035	—	—	V/ms
t <sub>POR</sub>	Minimum Time for V <sub>DD</sub> Stays at V <sub>POR</sub> to Ensure Power-on Reset	—	—	—	—	—	ms




## System Architecture

A key factor in the high-performance features of the Holtek range of microcontrollers is attributed to their internal system architecture. The range of the device take advantage of the usual features found within RISC microcontrollers providing increased speed of operation and enhanced performance. The pipelining scheme is implemented in such a way that instruction fetching and instruction execution are overlapped, hence instructions are effectively executed in one or two cycles for most of the standard or extended instructions respectively. The exceptions to this are branch or call instructions which need one more cycle. An 8-bit wide ALU is used in practically all instruction set operations, which carries out arithmetic operations, logic operations, rotation, increment, decrement, branch decisions, etc. The internal data path is simplified by moving data through the Accumulator and the ALU. Certain internal registers are implemented in the Data Memory and can be directly or indirectly addressed. The simple addressing methods of these registers along with additional architectural features ensure that a minimum of external components is required to provide a functional I/O and A/D control system with maximum reliability and flexibility. This makes the device suitable for low-cost, high-volume production for controller applications.


### Clocking and Pipelining

The main system clock, derived from either a HIRC or LIRC oscillator is subdivided into four internally generated non-overlapping clocks, T1~T4. The Program Counter is incremented at the beginning of the T1 clock during which time a new instruction is fetched. The remaining T2~T4 clocks carry out the decoding and execution functions. In this way, one T1~T4 clock cycle forms one instruction cycle. Although the fetching and execution of instructions takes place in consecutive instruction cycles, the pipelining structure of the microcontroller ensures that instructions are effectively executed in one instruction cycle. The exception to this are instructions where the contents of the Program Counter are changed, such as subroutine calls or jumps, in which case the instruction will take one more instruction cycle to execute.



**System Clocking and Pipelining**

For instructions involving branches, such as jump or call instructions, two machine cycles are required to complete instruction execution. An extra cycle is required as the program takes one cycle to first obtain the actual jump or call address and then another cycle to actually execute the branch. The requirement for this extra cycle should be taken into account by programmers in timing sensitive applications.



**Instruction Fetching**

### Program Counter

During program execution, the Program Counter is used to keep track of the address of the next instruction to be executed. It is automatically incremented by one each time an instruction is executed except for instructions, such as “JMP” or “CALL” that demands a jump to a non-consecutive Program Memory address. Only the lower 8 bits, known as the Program Counter Low Register, are directly addressable by the application program.

When executing instructions requiring jumps to non-consecutive addresses such as a jump instruction, a subroutine call, interrupt or reset, etc., the microcontroller manages program control by loading the required address into the Program Counter. For conditional skip instructions, once the condition has been met, the next instruction, which has already been fetched during the present instruction execution, is discarded and a dummy cycle takes its place while the correct instruction is obtained.

Program Counter	
High Byte	Low Byte (PCL)
PC12~PC8	PCL7~PCL0

**Program Counter**


The lower byte of the Program Counter, known as the Program Counter Low register or PCL, is available for program control and is a readable and writeable register. By transferring data directly into this register, a short program jump can be executed directly. However, as only this low byte is available for manipulation, the jumps are limited to the present page of memory that is 256 locations. When such program jumps are executed it should also be noted that a dummy cycle will be inserted. Manipulating the PCL register may cause program branching, so an extra cycle is needed to pre-fetch.

### Stack

This is a special part of the memory which is used to save the contents of the Program Counter only. The stack is organized into 8 levels and neither part of the data nor part of the program space, and is neither readable nor writeable. The activated level is indexed by the Stack Pointer, and is neither readable nor writeable. At a subroutine call or interrupt acknowledge signal, the contents of the Program Counter are pushed onto the stack. At the end of a subroutine or an interrupt routine, signaled by a return instruction, RET or RETI, the Program Counter is restored to its previous value from the stack. After a device reset, the Stack Pointer will point to the top of the stack.

If the stack is full and an enabled interrupt takes place, the interrupt request flag will be recorded but the acknowledge signal will be inhibited. When the Stack Pointer is decremented, by RET or RETI, the interrupt will be serviced. This feature prevents stack overflow allowing the programmer to use the structure more easily. However, when the stack is full, a CALL subroutine instruction can still be executed which will result in a stack overflow. Precautions should be taken to avoid such cases which might cause unpredictable program branching.

If the stack is overflow, the first Program Counter save in the stack will be lost.



### Arithmetic and Logic Unit – ALU

The arithmetic-logic unit or ALU is a critical area of the microcontroller that carries out arithmetic and logic operations of the instruction set. Connected to the main microcontroller data bus, the ALU receives related instruction codes and performs the required arithmetic or logical operations after which the result will be placed in the specified register. As these ALU calculation or operations may result in carry, borrow or other status changes, the status register will be correspondingly updated to reflect these changes. The ALU supports the following functions:


- Arithmetic operations:  
ADD, ADDM, ADC, ADCM, SUB, SUBM, SBC, SBCM, DAA,  
LADD, LADDM, LADC, LADCM, LSUB, LSUBM, LSBC, LSBCM, LDAA
- Logic operations:  
AND, OR, XOR, ANDM, ORM, XORM, CPL, CPLA,  
LAND, LANDM, LOR, LORM, LXOR, LXORM, LCPL, LCPLA
- Rotation:  
RRA, RR, RRCA, RRC, RLA, RL, RLCA, RLC,  
LRR, LRRCA, LRRCA, LRRCA, LRLA, LRL, LRLCA, LRLC
- Increment and Decrement:  
INCA, INC, DECA, DEC,  
LINCA, LINC, LDECA, LDEC
- Branch decision:  
JMP, SZ, SZA, SNZ, SIZ, SDZ, SIZA, SDZA, CALL, RET, RETI,  
LSNZ, LSZ, LSZA, LSIZ, LSIZA, LSDZ, LSDZA

### Flash Program Memory

The Program Memory is the location where the user code or program is stored. For this device the Program Memory is Flash type, which means it can be programmed and re-programmed a large number of times, allowing the user the convenience of code modification on the same device. By using the appropriate programming tools, the Flash device offer users the flexibility to conveniently debug and develop their applications while also offering a means of field programming and updating.

#### Structure

The Program Memory has a capacity of 8K×16 bits. The Program Memory is addressed by the Program Counter and also contains data, table information and interrupt entries. Table data, which can be setup in any location within the Program Memory, is addressed by a separate table pointer register.



### Special Vectors


Within the Program Memory, certain locations are reserved for the reset and interrupts. The location 000H is reserved for use by the device reset for program initialisation. After a device reset is initiated, the program will jump to this location and begin execution.

### Look-up Table

Any location within the Program Memory can be defined as a look-up table where programmers can store fixed data. To use the look-up table, the table pointer must first be setup by placing the address of the look up data to be retrieved in the table pointer register, TBLP and TBHP. These registers define the total address of the look-up table.

After setting up the table pointer pair, the table data can be retrieved from the Program Memory using the corresponding table read instruction such as “TABRD [m]” or “TABRDL [m]” respectively when the memory [m] is located in sector 0. If the memory [m] is located in other sectors, the data can be retrieved from the program memory using the corresponding extended table read instruction such as “LTABRD [m]” or “LTABRDL [m]” respectively. When the instruction is executed, the lower order table byte from the Program Memory will be transferred to the user defined Data Memory register [m] as specified in the instruction. The higher order table data byte from the Program Memory will be transferred to the TBLH special register.

The accompanying diagram illustrates the addressing data flow of the look-up table.



### Table Program Example

The following example shows how the table pointer and table data is defined and retrieved from the microcontroller. This example uses raw table data located in the Program Memory which is stored there using the ORG statement. The value at this ORG statement is “1F00H” which refers to the start address of the last page within the 8K words Program Memory. The table pointer low byte register is setup here to have an initial value of “06H”. This will ensure that the first data read from the data table will be at the Program Memory address “1F06H” or 6 locations after the start of the TBHP specified page. Note that the value for the table pointer is referenced to the specific address pointed by the TBLP and TBHP registers if the “TABRD [m]” or “LTABRD [m]” instruction is being used. The high byte of the table data which in this case is equal to zero will be transferred to the TBLH register automatically when the “TABRD [m]” or “LTABRD [m]” instruction is executed.

Because the TBLH register is a read/write register and can be restored, care should be taken to ensure its protection if both the main routine and Interrupt Service Routine use table read instructions. If using the table read instructions, the Interrupt Service Routines may change the value of the TBLH and subsequently cause errors if used again by the main routine. As a rule it is recommended that simultaneous use of the table read instructions should be avoided. However, in situations where simultaneous use cannot be avoided, the interrupts should be disabled prior to the execution of any main routine table-read instructions. Note that all table related instructions require two instruction cycles to complete their operation.

#### Table Read Program Example

```

tempreg1 db ? ; temporary register #1
tempreg2 db ? ; temporary register #2
:
:
mov a,06h      ; initialise low table pointer - note that this address is referenced
mov tblp,a    ; to the last page or the page that tbhp pointed
mov a,1Fh     ; initialise high table pointer
mov tbhp,a    ; it is not necessary to set tbhp if executing tabrdl or ltabrdl
:
:
tabrd tempreg1 ; transfers value in table referenced by table pointer,
               ; data at program memory address "1F06H" transferred to tempreg1 and TBLH
dec tblp      ; reduce value of table pointer by one
tabrd tempreg2 ; transfers value in table referenced by table pointer,
               ; data at program memory address "1F05H" transferred to tempreg2 and TBLH
               ; in this example the data "1AH" is transferred to tempreg1 and data "0FH" to
               ; register tempreg2
               ; the value "00H" will be transferred to the high byte register TBLH
:
:
org 1F00h     ; sets initial address of program memory
dc 00Ah, 00Bh, 00Ch, 00Dh, 00Eh, 00Fh, 01Ah, 01Bh
:
:

```

### In Circuit Programming – ICP


The provision of Flash type Program Memory provides the user with a means of convenient and easy upgrades and modifications to their programs on the same device.

As an additional convenience, Holtek has provided a means of programming the microcontroller in-circuit using a 4-pin interface. This provides manufacturers with the possibility of manufacturing their circuit boards complete with a programmed or un-programmed microcontroller, and then programming or upgrading the program at a later stage. This enables product manufacturers to easily keep their manufactured products supplied with the latest program releases without removal and re-insertion of the device.

Holtek Writer Pins	MCU Programming Pins	Pin Description
ICPDA	PA0	Programming Serial Data/Address
ICPCK	PA2	Programming Clock
VDD	VDD	Power Supply
VSS	VSS	Ground

The Program Memory can be programmed serially in-circuit using this 4-wire interface. Data is downloaded and uploaded serially on a single pin with an additional line for the clock. Two additional lines are required for the power supply. The technical details regarding the in-circuit programming of the device are beyond the scope of this document and will be supplied in supplementary literature.

During the programming process, the user must take control of the ICPDA and ICPCK pins for data and clock programming purposes to ensure that no other outputs are connected to these two pins.



Note: \* may be resistor or capacitor. The resistance of \* must be greater than 1kΩ or the capacitance of \* must be less than 1nF.

### On-Chip Debug Support – OCDS

There is an EV chip named HT45V0074, which is used to emulate the HT45F0074 device. The EV chip device also provides an “On-Chip Debug” function to debug the actual MCU device during the development process. The EV chip and the actual MCU device are almost functionally compatible except for the “On-Chip Debug” function. Users can use the EV chip device to emulate the actual chip device behavior by connecting the OCDSDA and OCDSCK pins to the Holtek HT-IDE development tools. The OCDSDA pin is the OCDS Data/Address input/output pin while the OCDSCK pin is the OCDS clock input pin. When users use the EV chip for debugging, other functions which are shared with the OCDSDA and OCDSCK pins in the actual MCU device will have no effect in the EV chip. However, the two OCDS pins which are pin-shared with the ICP programming pins are still used as the Flash Memory programming pins for ICP. For a more detailed OCDS description, refer to the corresponding document named “Holtek e-Link for 8-bit MCU OCDS User’s Guide”.

Holtek e-Link Pins	EV Chip Pins	Pin Description
OCDSDA	OCDSDA	On-chip Debug Support Data/Address input/output
OCDSCK	OCDSCK	On-chip Debug Support Clock input
VDD	VDD	Power Supply
VSS	VSS	Ground

### Data Memory

The Data Memory is a volatile area of 8-bit wide RAM internal memory and is the location where temporary information is stored.

Divided into two types, the first of Data Memory is an area of RAM where special function registers are located. These registers have fixed locations and are necessary for correct operation of the device. Many of these registers can be read from and written to directly under program control, however, some remain protected from user manipulation. The second area of Data Memory is reserved for general purpose use. All locations within this area are read and write accessible under program control.


### Structure

The Data Memory is subdivided into four sectors, all of which are implemented in 8-bit wide Memory. Switching between the different Data Memory sectors is achieved by properly setting the Memory Pointers to correct value. Each of the Data Memory Sectors is categorized into two types, the special Purpose Data Memory and the General Purpose Data Memory.

The address range of the Special Purpose Data Memory for the device is from 00H to 7FH while the General Purpose Data Memory address range is from 80H to FFH.

Special Purpose Data Memory	General Purpose Data Memory	
Located Sectors	Capacity	Sector: Address
0, 1	512×8	0: 80H~FFH 1: 80H~FFH 2: 80H~FFH 3: 80H~FFH

**Data Memory Summary**



### Data Memory Addressing

For this device that supports the extended instructions, there is no Bank Pointer for Data Memory addressing. The desired Sector is pointed by the MP1H or MP2H register and the certain Data Memory address in the selected sector is specified by the MP1L or MP2L register when using indirect addressing access.

Direct Addressing can be used in all sectors using the corresponding instruction which can address all available data memory space. For the accessed data memory which is located in any data memory sectors except sector 0, the extended instructions can be used to access the data memory instead of using the indirect addressing access. The main difference between standard instructions and extended instructions is that the data memory address “m” in the extended instructions has 10 valid bits, the high byte indicates a sector and the low byte indicates a specific address within the sector.

### General Purpose Data Memory

All microcontroller programs require an area of read/write memory where temporary data can be stored and retrieved for use later. It is this area of RAM memory that is known as General Purpose Data Memory. This area of Data Memory is fully accessible by the user programming for both reading and writing operations. By using the bit operation instructions individual bits can be set or reset under program control giving the user a large range of flexibility for bit manipulation in the Data Memory.

### Special Purpose Data Memory

This area of Data Memory is where registers, necessary for the correct operation of the microcontroller, are stored. Most of the registers are both readable and writeable but some are protected and are readable only, the details of which are located under the relevant Special Function Register section. Note that for locations that are unused, any read instruction to these addresses will return the value “00H”.

Sector 0		Sector 1	Sector 0		Sector 1
00H	IAR0		40H	EEC	
01H	MP0		41H	INTC0	
02H	IAR1		42H	INTC1	
03H	MP1L		43H	INTC2	
04H	MP1H		44H	INTC3	
05H	ACC		45H	MFI0	
06H	PCL		46H	MF1	
07H	TBLP		47H	MF2	
08H	TBLH		48H	MF3	
09H	TBHP		49H	MF4	
0AH	STATUS		4AH	PAS0	
0BH			4BH	PAS1	
0CH	IAR2		4CH	PBS0	
0DH	MP2L		4DH	PBS1	
0EH	MP2H		4EH	PCS0	CTM0C0
0FH	RSTFC		4FH		CTM0C1
10H	TB0C		50H	WDTC	CTM0DL
11H	TB1C		51H	PSCR	CTM0DH
12H	SCC		52H	CRCCR	CTM0AL
13H	HIRCC		53H	CRCIN	CTM0AH
14H	PA		54H	CRCDL	CTM1C0
15H	PAC		55H	CRCDH	CTM1C1
16H	PAPU		56H	PC	CTM1DL
17H	PAWU		57H	PCC	CTM1DH
18H	PB		58H	PCPU	CTM1AL
19H	PBC		59H	MDUWR0	CTM1AH
1AH	PBPU		5AH	MDUWR1	CTM2C0
1BH	OPC0		5BH	MDUWR2	CTM2C1
1CH	OPC1		5CH	MDUWR3	CTM2DL
1DH	OPOCAL		5DH	MDUWR4	CTM2DH
1EH	LVDC		5EH	MDUWR5	CTM2AL
1FH	PTMC0		5FH	MDUWCTRL	CTM2AH
20H	PTMC1		60H	PWMC0	OVP0C0
21H	PTMDL		61H	PWMC1	OVP0C1
22H	PTMDH		62H	ERSGC	OVP0C2
23H	PTMAL		63H	PWMPL	OVP0DA
24H	PTMAH		64H	PWMPH	OVP1C0
25H	PTMRPL		65H	PWMDL	OVP1C1
26H	PTMRPH		66H	PWMDH	OVP1C2
27H	ATAC1C		67H	PWMRL	OVP1DA
28H	ATAC2C		68H	PWMRH	OVP2C0
29H	SADO1BH		69H	DT0L	OVP2C1
2AH	SADO1BL		6AH	DT0H	OVP2C2
2BH	SADO2BH		6BH	DT1L	OVP2DA
2CH	SADO2BL		6CH	DT1H	OVP3C0
2DH	SADOL		6DH	PLC	OVP3C1
2EH	SADOH		6EH	PWMMAXPL	OVP3C2
2FH	SADC0		6FH	PWMMAXPH	OVP3DA
30H	SADC1		70H	PWMMINPL	OVP4C0
31H			71H	PWMMINPH	OVP4C1
32H	ATADT		72H	DECPWMP	OVP4C2
33H	LEBC		73H	TMCC0	OVP4DA
34H	SIMC0		74H	TMCC1	OVP5C0
35H	SIMC1/UUCR1		75H	TMCDL	OVP5C1
36H	UTXR_RXR/SIMD		76H	TMCDH	OVP5C2
37H	SIMA/SIMC2/UUCR2		77H	TMCCRAL	OVP5DA
38H	SIMTOC/UBRG		78H	TMCCRAH	OVP6C0
39H	UUSR		79H	PPDSITA	OVP6C1
3AH	IFS0		7AH	PWMC2	OVP6C2
3BH			7BH	INTEG	OVP6DA
3CH			7CH		
3DH	IECC		7DH		
3EH	EEA		7EH		
3FH	EED		7FH		

☐ : Unused, read as 00H

▣ : Reserved, cannot be changed

**Special Purpose Data Memory**

## Special Function Register Description

Most of the Special Function Register details will be described in the relevant functional section, however several registers require a separate description in this section.

### Indirect Addressing Registers – IAR0, IAR1, IAR2

The Indirect Addressing Registers, IAR0, IAR1 and IAR2, although having their locations in normal RAM register space, do not actually physically exist as normal registers. The method of indirect addressing for RAM data manipulation uses these Indirect Addressing Registers and Memory Pointers, in contrast to direct memory addressing, where the actual memory address is specified. Actions on the IAR0, IAR1 and IAR2 registers will result in no actual read or write operation to these registers but rather to the memory location specified by their corresponding Memory Pointers, MP0, MP1L/MP1H or MP2L/MP2H. Acting as a pair, IAR0 and MP0 can together access data from Sector 0 while the IAR1 register together with MP1L/MP1H register pair and IAR2 register together with MP2L/MP2H register pair can access data from any sector. As the Indirect Addressing Registers are not physically implemented, reading the Indirect Addressing Registers directly will return a result of “00H” and writing to the registers directly will result in no operation.

### Memory Pointers – MP0, MP1L, MP1H, MP2L, MP2H

Five Memory Pointers, known as MP0, MP1L, MP1H, MP2L and MP2H are provided. These Memory Pointers are physically implemented in the Data Memory and can be manipulated in the same way as normal registers providing a convenient way with which to address and track data. When any operation to the relevant Indirect Addressing Registers is carried out, the actual address that the microcontroller is directed to is the address specified by the related Memory Pointer. MP0, together with Indirect Addressing Register, IAR0, are used to access data from Sector 0, while MP1L&MP1H together with IAR1 and MP2L&MP2H together with IAR2 are used to access data from all sectors according to the corresponding MP1H or MP2H register. Direct Addressing can be used in all sectors using the extended instruction which can address all available data memory space. The following example shows how to clear a section of four Data Memory locations already defined as locations adres1 to adres4.

#### Indirect Addressing Program Example 1

```
data .section 'data'
adres1 db ?
adres2 db ?
adres3 db ?
adres4 db ?
block db ?
code .section at 0 'code'
org 00h
start:
    mov a,04h                ; setup size of block
    mov block, a
    mov a, offset adres1    ; Accumulator loaded with first RAM address
    mov mp0,a               ; setup memory pointer with first RAM address
loop:
    clr IAR0                 ; clear the data at address defined by mp0
    inc mp0                  ; increment memory pointer
    sdz block                ; check if last memory location has been cleared
    jmp loop
continue:
```

**Indirect Addressing Program Example 2**

```
data .section 'data'
adres1 db ?
adres2 db ?
adres3 db ?
adres4 db ?
block db ?
code .section at 0 'code'
org 00h
start:
    mov a,04h            ; setup size of block
    mov block,a
    mov a,01h           ; setup the memory sector
    mov mplh,a
    mov a, offset adres1 ; Accumulator loaded with first RAM address
    mov mp1l,a          ; setup memory pointer with first RAM address
loop:
    clr IAR1           ; clear the data at address defined by MP1L
    inc mp1l           ; increment memory pointer MP1L
    sdz block          ; check if last memory location has been cleared
    jmp loop
continue:
    :
```

The important point to note here is that in the example shown above, no reference is made to specific Data Memory addresses.

**Direct Addressing Program Example using extended instructions**

```
data .section 'data'
temp db ?
code .section at 0 'code'
org 00h
start:
    lmov a,[m]          ; move [m] data to acc
    lsub a, [m+1]       ; compare [m] and [m+1] data
    snz c              ; [m]>[m+1]?
    jmp continue       ; no
    lmov a,[m]          ; yes, exchange [m] and [m+1] data
    mov temp,a
    lmov a,[m+1]
    lmov [m],a
    mov a,temp
    lmov [m+1],a
continue:
    :
```

Note: here “m” is a data memory address located in any data memory sectors. For example, m=1F0H, it indicates address 0F0H in Sector 1.

### **Accumulator – ACC**

The Accumulator is central to the operation of any microcontroller and is closely related with operations carried out by the ALU. The Accumulator is the place where all intermediate results from the ALU are stored. Without the Accumulator it would be necessary to write the result of each calculation or logical operation such as addition, subtraction, shift, etc., to the Data Memory resulting in higher programming and timing overheads. Data transfer operations usually involve the temporary storage function of the Accumulator; for example, when transferring data between one user-defined register and another, it is necessary to do this by passing the data through the Accumulator as no direct transfer between two registers is permitted.

### **Program Counter Low Register – PCL**

To provide additional program control functions, the low byte of the Program Counter is made accessible to programmers by locating it within the Special Purpose area of the Data Memory. By manipulating this register, direct jumps to other program locations are easily implemented. Loading a value directly into this PCL register will cause a jump to the specified Program Memory location, however, as the register is only 8-bit wide, only jumps within the current Program Memory page are permitted. When such operations are used, note that a dummy cycle will be inserted.

### **Look-up Table Registers – TBLP, TBHP, TBLH**

These three special function registers are used to control operation of the look-up table which is stored in the Program Memory. TBLP and TBHP are the table pointers and indicate the location where the table data is located. Their value must be setup before any table read commands are executed. Their value can be changed, for example using the “INC” or “DEC” instructions, allowing for easy table data pointing and reading. TBLH is the location where the high order byte of the table data is stored after a table read data instruction has been executed. Note that the lower order table data byte is transferred to a user defined location.

### **Status Register – STATUS**

This 8-bit register contains the zero flag (Z), carry flag (C), auxiliary carry flag (AC), overflow flag (OV), SC flag, CZ flag, power down flag (PDF), and watchdog time-out flag (TO). These arithmetic/logical operation and system management flags are used to record the status and operation of the microcontroller.

With the exception of the TO and PDF flags, bits in the status register can be altered by instructions like most other registers. Any data written into the status register will not change the TO or PDF flag. In addition, operations related to the status register may give different results due to the different instruction operations. The TO flag can be affected only by a system power-up, a WDT time-out or by executing the “CLR WDT” or “HALT” instruction. The PDF flag is affected only by executing the “HALT” or “CLR WDT” instruction or during a system power-up.

The Z, OV, AC, C SC and CZ flags generally reflect the status of the latest operations.

- C is set if an operation results in a carry during an addition operation or if a borrow does not take place during a subtraction operation; otherwise C is cleared. C is also affected by a rotate through carry instruction.
- AC is set if an operation results in a carry out of the low nibbles in addition, or no borrow from the high nibble into the low nibble in subtraction; otherwise AC is cleared.
- Z is set if the result of an arithmetic or logical operation is zero; otherwise Z is cleared.
- OV is set if an operation results in a carry into the highest-order bit but not a carry out of the highest-order bit, or vice versa; otherwise OV is cleared.

- PDF is cleared by a system power-up or executing the “CLR WDT” instruction. PDF is set by executing the “HALT” instruction.
- TO is cleared by a system power-up or executing the “CLR WDT” or “HALT” instruction. TO is set by a WDT time-out.
- CZ is the operational result of different flags for different instructions. Refer to register definitions for more details.
- SC is the result of the “XOR” operation which is performed by the OV flag and the MSB of the current instruction operation result.

In addition, on entering an interrupt sequence or executing a subroutine call, the status register will not be pushed onto the stack automatically. If the contents of the status registers are important and if the subroutine can corrupt the status register, precautions must be taken to correctly save it.

• **STATUS Register**

Bit	7	6	5	4	3	2	1	0
Name	SC	CZ	TO	PDF	OV	Z	AC	C
R/W	R/W	R/W	R	R	R/W	R/W	R/W	R/W
POR	x	x	0	0	x	x	x	x

“x”: unknown

- Bit 7      **SC:** The result of the “XOR” operation which is performed by the OV flag and the MSB of the instruction operation result.
- Bit 6      **CZ:** The operational result of different flags for different instructions.  
For SUB/SUBM/LSUB/LSUBM instructions, the CZ flag is equal to the Z flag.  
For SBC/SBCM/LSBC/LSBCM instructions, the CZ flag is the “AND” operation result which is performed by the previous operation CZ flag and current operation zero flag.  
For other instructions, the CZ flag will not be affected.
- Bit 5      **TO:** Watchdog Time-Out flag  
0: After power up or executing the “CLR WDT” or “HALT” instruction  
1: A watchdog time-out occurred.
- Bit 4      **PDF:** Power down flag  
0: After power up or executing the “CLR WDT” instruction  
1: By executing the “HALT” instruction
- Bit 3      **OV:** Overflow flag  
0: no overflow  
1: an operation results in a carry into the highest-order bit but not a carry out of the highest-order bit or vice versa.
- Bit 2      **Z:** Zero flag  
0: The result of an arithmetic or logical operation is not zero  
1: The result of an arithmetic or logical operation is zero
- Bit 1      **AC:** Auxiliary flag  
0: no auxiliary carry  
1: an operation results in a carry out of the low nibbles in addition, or no borrow from the high nibble into the low nibble in subtraction
- Bit 0      **C:** Carry flag  
0: no carry-out  
1: an operation results in a carry during an addition operation or if a borrow does not take place during a subtraction operation  
The C flag is also affected by a rotate through carry instruction.

## EEPROM Data Memory

The device contains an area of internal EEPROM Data Memory. The EEPROM is by its nature a non-volatile form of re-programmable memory, with data retention even when its power supply is removed. By incorporating this kind of data memory, a whole new host of application possibilities are made available to the designer. The availability of EEPROM storage allows information such as product identification numbers, calibration values, specific user data, system setup data or other product information to be stored directly within the product microcontroller. The process of reading and writing data to the EEPROM memory has been reduced to a very trivial affair.

### EEPROM Data Memory Structure

The device EEPROM Data Memory capacity is 128×8 bits. Unlike the Program Memory and RAM Data Memory, the EEPROM Data Memory is not directly mapped and is therefore not directly accessible in the same way as the other types of memory. Read and Write operations to the EEPROM are carried out in single byte operations using an address and data register in Sector 0 and a single control register in Sector 1.

### EEPROM Registers

Three registers control the overall operation of the internal EEPROM Data Memory. These are the address register, EEA, the data register, EED and a single control register, EEC. As both the EEA and EED registers are located in Sector 0, they can be directly accessed in the same way as any other Special Function Register. The EEC register however, being located in Sector 1, can only be read from or written to indirectly using the MP1H/MP1L or MP2H/MP2L Memory Pointer pairs and Indirect Addressing Register, IAR1 or IAR2. Because the EEC control register is located at address 40H in Sector 1, the Memory Pointer low byte register, MP1L or MP2L, must first be set to the value 40H and the Memory Pointer high byte register, MP1H or MP2H, set to the value, 01H, before any operations on the EEC register are executed.

Register Name	Bit							
	7	6	5	4	3	2	1	0
EEA	—	EEA6	EEA5	EEA4	EEA3	EEA2	EEA1	EEA0
EED	D7	D6	D5	D4	D3	D2	D1	D0
EEC	—	—	—	—	WREN	WR	RDEN	RD

**EEPROM Control Register List**

#### • EEA Register

Bit	7	6	5	4	3	2	1	0
Name	—	EEA6	EEA5	EEA4	EEA3	EEA2	EEA1	EEA0
R/W	—	R/W						
POR	—	0	0	0	0	0	0	0

Bit 7 Unimplemented, read as “0”

Bit 6~0 **EEA6~EEA0**: Data EEPROM address

#### • EED Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D7~D0**: Data EEPROM data

• **EEC Register**

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	—	WREN	WR	RDEN	RD
R/W	—	—	—	—	R/W	R/W	R/W	R/W
POR	—	—	—	—	0	0	0	0

Bit 7~4 Unimplemented, read as “0”

Bit 3 **WREN**: Data EEPROM Write Enable  
0: Disable  
1: Enable

This is the Data EEPROM Write Enable Bit which must be set high before Data EEPROM write operations are carried out. Clearing this bit to zero will inhibit Data EEPROM write operations.

Bit 2 **WR**: EEPROM Write Control  
0: Write cycle has finished  
1: Activate a write cycle

This is the Data EEPROM Write Control Bit and when set high by the application program will activate a write cycle. This bit will be automatically reset to zero by the hardware after the write cycle has finished. Setting this bit high will have no effect if the WREN has not first been set high.

Bit 1 **RDEN**: Data EEPROM Read Enable  
0: Disable  
1: Enable

This is the Data EEPROM Read Enable Bit which must be set high before Data EEPROM read operations are carried out. Clearing this bit to zero will inhibit Data EEPROM read operations.

Bit 0 **RD**: EEPROM Read Control  
0: Read cycle has finished  
1: Activate a read cycle

This is the Data EEPROM Read Control Bit and when set high by the application program will activate a read cycle. This bit will be automatically reset to zero by the hardware after the read cycle has finished. Setting this bit high will have no effect if the RDEN has not first been set high.

- Note: 1. The WREN, WR, RDEN and RD bits cannot be set to “1” at the same time in one instruction. The WR and RD cannot be set to “1” at the same time.  
2. Ensure that the  $f_{SUB}$  clock is stable before executing the write operation.  
3. Ensure that the write operation is totally complete before changing the contents of the EEPROM related registers.

**Reading Data from the EEPROM**

To read data from the EEPROM, The EEPROM address of the data to be read must then be placed in the EEA register. Then the read enable bit, RDEN, in the EEC register must first be set high to enable the read function. If the RD bit in the EEC register is now set high, a read cycle will be initiated. Setting the RD bit high will not initiate a read operation if the RDEN bit has not been set. When the read cycle terminates, the RD bit will be automatically cleared to zero, after which the data can be read from the EED register. The data will remain in the EED register until another read or write operation is executed. The application program can poll the RD bit to determine when the data is valid for reading.

## Writing Data to the EEPROM

To write data to the EEPROM, the EEPROM address of the data to be written must first be placed in the EEA register and the data placed in the EED register. Then the write enable bit, WREN, in the EEC register must first be set high to enable the write function. After this, the WR bit in the EEC register must be immediately set high to initial a write cycle. These two instructions must be executed in two consecutive instruction cycles. The global interrupt bit EMI should also first be cleared before implementing any write operations, and then set again after the write cycle has started. Note that setting the WR bit high will not initiate a write cycle if the WREN bit has not been set. As the EEPROM write cycle is controlled using an internal timer whose operation is asynchronous to microcontroller system clock, a certain time will elapse before the data will have been written into the EEPROM. Detecting when the write cycle has finished can be implemented either by polling the WR bit in the EEC register or by using the EEPROM interrupt. When the write cycle terminates, the WR bit will be automatically cleared to zero by the microcontroller, informing the user that the data has been written to the EEPROM. The application program can therefore poll the WR bit to determine when the write cycle has ended.

## Write Protection

Protection against inadvertent write operation is provided in several ways. After the device is powered on the Write Enable bit in the control register will be cleared preventing any write operations. Also at power-on the Memory Pointer high byte register, MP1H or MP2H, will be reset to zero, which means that Data Memory Sector 0 will be selected. As the EEPROM control register is located in Sector 1, this adds a further measure of protection against spurious write operations. During normal program operation, ensuring that the Write Enable bit in the control register is cleared will safeguard against incorrect write operations.

## EEPROM Interrupt

The EEPROM write interrupt is generated when an EEPROM write cycle has ended. The EEPROM interrupt must first be enabled by setting the DEE bit in the relevant interrupt register. However, as the EEPROM is contained within a Multi-function Interrupt, the associated multi-function interrupt enable bit must also be set. When an EEPROM write cycle ends, the DEF request flag and its associated multi-function interrupt request flag will both be set. If the global interrupt, EEPROM and Multi-function interrupts are enabled and the stack is not full, a jump to the associated Multi-function Interrupt vector will take place. When the interrupt is serviced only the Multi-function interrupt flag will be automatically reset, the EEPROM interrupt flag must be manually reset by the application program.

## Programming Considerations

Care must be taken that data is not inadvertently written to the EEPROM. Protection can be enhanced by ensuring that the Write Enable bit is normally cleared to zero when not writing. Also the Memory Pointer high byte register could be normally cleared to zero as this would inhibit access to Sector 1 where the EEPROM control register exist. Although certainly not necessary, consideration might be given in the application program to the checking of the validity of new write data by a simple read back process. When writing data the WR bit must be set high immediately after the WREN bit has been set high, to ensure the write cycle executes correctly. The global interrupt bit EMI should also be cleared before a write cycle is executed and then re-enabled after the write cycle starts. Note that the device should not enter the IDLE or SLEEP mode until the EEPROM read or write operation is totally completed. Otherwise, the EEPROM read or write operation will fail.

**Programming Examples****Reading data from the EEPROM – polling method**

```
MOV A, EEPROM_ADRES ; user defined address
MOV EEA, A
MOV A, 040H          ; setup memory pointer low byte MP1L
MOV MP1L, A          ; MP1L points to EEC register
MOV A, 01H           ; setup Memory Pointer high byte MP1H
MOV MP1H, A
SET IAR1.1           ; set RDEN bit, enable read operations
SET IAR1.0           ; start Read Cycle - set RD bit
BACK:
SZ IAR1.0            ; check for read cycle end
JMP BACK
CLR IAR1              ; disable EEPROM read if no more read operations are required
CLR MP1H
MOV A, EED            ; move read data to register
MOV READ_DATA, A
```

Note: For each read operation, the address register should be re-specified followed by setting the RD bit high to activate a read cycle even if the target address is consecutive.

**Writing Data to the EEPROM – polling method**

```
MOV A, EEPROM_ADRES ; user defined address
MOV EEA, A
MOV A, EEPROM_DATA  ; user defined data
MOV EED, A
MOV A, 40H           ; setup memory pointer low byte MP1L
MOV MP1L, A          ; MP1L points to EEC register
MOV A, 01H           ; setup Memory Pointer high byte MP1H
MOV MP1H, A
CLR EMI
SET IAR1.3           ; set WREN bit, enable write operations
SET IAR1.2           ; start Write Cycle - set WR bit - executed immediately
                    ; after set WREN bit

SET EMI
BACK:
SZ IAR1.2            ; check for write cycle end
JMP BACK
CLR MP1H
```

## Oscillators

Various oscillator options offer the user a wide range of functions according to their various application requirements. The flexible features of the oscillator functions ensure that the best optimisation can be achieved in terms of speed and power saving. Oscillator selections and operation are selected only through the application program by using some control registers.

### Oscillator Overview


In addition to being the source of the main system clock the oscillators also provide clock sources for the Watchdog Timer and Time Base Interrupts. The fully integrated internal oscillators, requiring no external components, are provided to form a wide range of both fast and slow system oscillators. All oscillator options all can be selected through register programming. The higher frequency oscillators provide higher performance but carry with it the disadvantage of higher power requirements, while the opposite is of course true for the lower frequency oscillators. With the capability of dynamically switching between fast and slow system clock, the device have the flexibility to optimize the performance/power ratio, a feature especially important in power sensitive portable applications.

Type	Name	Frequency
Internal High Speed RC	HIRC	$f_{PWM}=32\text{MHz}$ $f_H=16\text{MHz}$
Internal Low Speed RC	LIRC	32kHz

Oscillator Types

### System Clock Configurations

There are two oscillator sources, one high speed oscillator and one low speed oscillator. The high speed system clock  $f_H$  has a frequency of 16MHz and is sourced from the internal high speed RC oscillator, HIRC. The low speed system clock  $f_{SUB}$  is sourced from the internal 32kHz RC oscillator, LIRC. Selecting whether the low or high speed oscillator is used as the system oscillator is implemented using the CKS2~CKS0 bits in the SCC register and as the system clock can be dynamically selected.



System Clock Configurations

### Internal High Speed RC Oscillator – HIRC

The internal high speed RC oscillator is a fully integrated system oscillator requiring no external components. The HIRC oscillator has a fixed frequency of 32MHz which directly provides a clock of  $f_{PWM}$  to the PWM circuits and a 16MHz clock of  $f_H$  is also provided by the HIRC oscillator as the high speed system clock. Device trimming during the manufacturing process and the inclusion of internal frequency compensation circuits are used to ensure that the influence of the power supply voltage, temperature and process variations on the oscillation frequency are minimised.

### Internal 32kHz Oscillator – LIRC

The Internal 32kHz Oscillator is also a fully integrated RC oscillator with a typical frequency of 32kHz at 5V, requiring no external components for its implementation. Device trimming during the manufacturing process and the inclusion of internal frequency compensation circuits are used to ensure that the influence of the power supply voltage, temperature and process variations on the oscillation frequency are minimised.


## Operating Modes and System Clocks

Present day applications require that their microcontrollers have high performance but often still demand that they consume as little power as possible, conflicting requirements that are especially true in battery powered portable applications. The fast clocks required for high performance will by their nature increase current consumption and of course vice versa, lower speed clocks reduce current consumption. As Holtek has provided the device with both high and low speed clock sources and the means to switch between them dynamically, the user can optimise the operation of their microcontroller to achieve the best performance/power ratio.

### System Clocks

The device has many different clock sources for both the CPU and peripheral function operation. By providing the user with a wide range of clock options using register programming, a clock system can be configured to obtain maximum application performance.

The main system clock, can come from a high frequency,  $f_H$ , or low frequency,  $f_{SUB}$ , source, and is selected using the CKS2~CKS0 bits in the SCC register. The high speed system clock is sourced from the HIRC oscillator, while the low speed system clock source is sourced from the internal clock  $f_{SUB}$  which is sourced by the LIRC oscillator. The other choice, which is a divided version of the high speed system oscillator has a range of  $f_H/2 \sim f_H/64$ .



Device Clock Configurations

Note: When the system clock source  $f_{SYS}$  is switched to  $f_{SUB}$  from  $f_H$ , the high speed oscillator can be stop to conserve the power by clearing the corresponding high speed oscillator enable control bit. However there is no  $f_H \sim f_H/64$  for peripheral circuit to use.

### System Operation Modes

There are six different modes of operation for the microcontroller, each one with its own special characteristics and which can be chosen according to the specific performance and power requirements of the application. There are two modes allowing normal operation of the microcontroller, the FAST Mode and SLOW Mode. The remaining four modes, the SLEEP, IDLE0, IDLE1 and IDLE2 Mode are used when the microcontroller CPU is switched off to conserve power.

Operation Mode	CPU	Register Setting			$f_{SYS}$	$f_H$	$f_{SUB}$	$f_{LIRC}$
		FHIDEN	FSIDEN	CKS2~CKS0				
FAST	On	x	x	000~110	$f_H \sim f_H/64$	On	On	On
SLOW	On	x	x	111	$f_{SUB}$	On/Off <sup>(1)</sup>	On	On
IDLE0	Off	0	1	000~110	Off	Off	On	On
				111	On			
IDLE1	Off	1	1	xxx	On	On	On	On
IDLE2	Off	1	0	000~110	On	On	Off	On
				111	Off			
SLEEP	Off	0	0	xxx	Off	Off	Off	On <sup>(2)</sup>

"x": Don't care

- Note: 1. The  $f_H$  clock will be switched on or off by configuring the corresponding oscillator enable control bit in the SLOW mode.  
2. The  $f_{LIRC}$  clock will be switched on since the WDT function is always enabled even in the SLEEP mode.

### FAST Mode

This is one of the main operating modes where the microcontroller has all of its functions operational and where the system clock is provided the high speed oscillator. This mode operates allowing the microcontroller to operate normally with a clock source from the HIRC high speed oscillator. The high speed oscillator will however first be divided by a ratio ranging from 1 to 64, the actual ratio being selected by the CKS2~CKS0 bits in the SCC register. Although a high speed oscillator is used, running the microcontroller at a divided clock ratio reduces the operating current.

### SLOW Mode

This is also a mode where the microcontroller operates normally although now with a slower speed clock source. The clock source used will be from  $f_{SUB}$ . The  $f_{SUB}$  clock is derived from the LIRC oscillator.

### SLEEP Mode

The SLEEP Mode is entered when a HALT instruction is executed and when the FHIDEN and FSIDEN bit both are low. In the SLEEP mode the CPU will be stopped. The  $f_{SUB}$  clock provided to the peripheral function will also be stopped. However the  $f_{LIRC}$  clock still continues to operate since the WDT function is enabled.

### IDLE0 Mode

The IDLE0 Mode is entered when a HALT instruction is executed and when the FHIDEN bit in the SCC register is low and the FSIDEN bit in the SCC register is high. In the IDLE0 Mode the CPU will be switched off but the low speed oscillator will be turned on to drive some peripheral functions.

### IDLE1 Mode

The IDLE1 Mode is entered when a HALT instruction is executed and when the FHIDEN bit in the SCC register is high and the FSIDEN bit in the SCC register is high. In the IDLE1 Mode the CPU will be switched off but both the high and low speed oscillators will be turned on to provide a clock source to keep some peripheral functions operational.

### IDLE2 Mode

The IDLE2 Mode is entered when a HALT instruction is executed and when the FHIDEN bit in the SCC register is high and the FSIDEN bit in the SCC register is low. In the IDLE2 Mode the CPU will be switched off but the high speed oscillator will be turned on to provide a clock source to keep some peripheral functions operational.

## Control Registers

The registers, SCC and HIRCC, are used to control the system clock and the HIRC oscillator configurations.

Register Name	Bit							
	7	6	5	4	3	2	1	0
SCC	CKS2	CKS1	CKS0	—	—	—	FHIDEN	FSIDEN
HIRCC	—	—	—	—	—	—	HIRCF	HIRCEN

**System Operating Mode Control Register List**

• **SCC Register**

Bit	7	6	5	4	3	2	1	0
Name	CKS2	CKS1	CKS0	—	—	—	FHIDEN	FSIDEN
R/W	R/W	R/W	R/W	—	—	—	R/W	R/W
POR	0	0	1	—	—	—	0	0

Bit 7~5     **CKS2~CKS0**: System clock selection

- 000:  $f_H$
- 001:  $f_H/2$
- 010:  $f_H/4$
- 011:  $f_H/8$
- 100:  $f_H/16$
- 101:  $f_H/32$
- 110:  $f_H/64$
- 111:  $f_{SUB}$

These three bits are used to select which clock is used as the system clock source. In addition to the system clock source directly derived from  $f_H$  or  $f_{SUB}$ , a divided version of the high speed system oscillator can also be chosen as the system clock source.

Bit 4~2     Unimplemented, read as “0”

Bit 1     **FHIDEN**: High frequency oscillator control when CPU is switched off

- 0: Disable
- 1: Enable

This bit is used to control whether the high speed oscillator is activated or stopped when the CPU is switched off by executing a “HALT” instruction.

Bit 0     **FSIDEN**: Low frequency oscillator control when CPU is switched off

- 0: Disable
- 1: Enable

This bit is used to control whether the low speed oscillator is activated or stopped when the CPU is switched off by executing a “HALT” instruction.

• **HIRCC Register**

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	—	—	—	HIRCF	HIRCEN
R/W	—	—	—	—	—	—	R	R/W
POR	—	—	—	—	—	—	0	1

Bit 7~2     Unimplemented, read as “0”

Bit 1     **HIRCF**: HIRC oscillator stable flag

- 0: HIRC unstable
- 1: HIRC stable

This bit is used to indicate whether the HIRC oscillator is stable or not. When the HIRCEN bit is set to 1 to enable the HIRC oscillator, the HIRCF bit will first be cleared to 0 and then set to 1 after the HIRC oscillator is stable.


Bit 0     **HIRCEN**: HIRC oscillator enable control

- 0: Disable
- 1: Enable

**Operating Mode Switching**

The device can switch between operating modes dynamically allowing the user to select the best performance/power ratio for the present task in hand. In this way microcontroller operations that do not require high performance can be executed using slower clocks thus requiring less operating current and prolonging battery life in portable applications.


In simple terms, Mode Switching between the FAST Mode and SLOW Mode is executed using the CKS2~CKS0 bits in the SCC register while Mode Switching from the FAST/SLOW Modes to the SLEEP/IDLE Modes is executed via the HALT instruction. When a HALT instruction is executed, whether the device enter the IDLE Mode or the SLEEP Mode is determined by the condition of the FHIDEN and FSIDEN bits in the SCC register.



### FAST Mode to SLOW Mode Switching

When running in the FAST Mode, which uses the high speed system oscillator, and therefore consumes more power, the system clock can switch to run in the SLOW Mode by setting the CKS2~CKS0 bits to “111” in the SCC register. This will then use the low speed system oscillator which will consume less power. Users may decide to do this for certain operations which do not require high performance and can subsequently reduce power consumption.


The SLOW Mode is sourced from the LIRC oscillator and therefore requires this oscillator to be stable before full mode switching occurs.



### SLOW Mode to FAST Mode Switching

In SLOW mode the system clock is derived from  $f_{SUB}$ . When system clock is switched back to the FAST mode from  $f_{SUB}$ , the CKS2~CKS0 bits should be set to “000”~“110” and then the system clock will respectively be switched to  $f_H \sim f_H/64$ .

However, if  $f_H$  is not used in SLOW mode and thus switched off, it will take some time to re-oscillate and stabilise when switching to the FAST mode from the SLOW Mode. This is monitored using the HIRCF bit in the HIRCC register. The time duration required for the high speed system oscillator stabilization is specified in the System Start Up Time Characteristics.



### Entering the SLEEP Mode

There is only one way for the device to enter the SLEEP Mode and that is to execute the “HALT” instruction in the application program with both the FHIDEN and FSIDEN bits in the SCC register equal to “0”. In this mode all the clocks and functions will be switched off except the WDT function. When this instruction is executed under the conditions described above, the following will occur:

- The system clock will be stopped and the application program will stop at the “HALT” instruction.
- The Data Memory contents and registers will maintain their present condition.
- The I/O ports will maintain their present conditions.
- In the status register, the Power Down flag, PDF, will be set and the Watchdog time-out flag, TO, will be cleared.
- The WDT will be cleared and resume counting as the WDT function is enabled.

### **Entering the IDLE0 Mode**

There is only one way for the device to enter the IDLE0 Mode and that is to execute the “HALT” instruction in the application program with the FHIDEN bit in the SCC register equal to “0” and the FSIDEN bit in the SCC register equal to “1”. When this instruction is executed under the conditions described above, the following will occur:

- The  $f_H$  clock will be stopped and the application program will stop at the “HALT” instruction, but the  $f_{SUB}$  clock will be on.
- The Data Memory contents and registers will maintain their present condition.
- The I/O ports will maintain their present conditions.
- In the status register, the Power Down flag, PDF, will be set and the Watchdog time-out flag, TO, will be cleared.
- The WDT will be cleared and resume counting as the WDT function is enabled.

### **Entering the IDLE1 Mode**

There is only one way for the device to enter the IDLE1 Mode and that is to execute the “HALT” instruction in the application program with both the FHIDEN and FSIDEN bits in the SCC register equal to “1”. When this instruction is executed under the conditions described above, the following will occur:

- The  $f_H$  and  $f_{SUB}$  clocks will be on but the application program will stop at the “HALT” instruction.
- The Data Memory contents and registers will maintain their present condition.
- The I/O ports will maintain their present conditions.
- In the status register, the Power Down flag, PDF, will be set and the Watchdog time-out flag, TO, will be cleared.
- The WDT will be cleared and resume counting as the WDT function is enabled.

### **Entering the IDLE2 Mode**

There is only one way for the device to enter the IDLE2 Mode and that is to execute the “HALT” instruction in the application program with the FHIDEN bit in the SCC register equal to “1” and the FSIDEN bit in the SCC register equal to “0”. When this instruction is executed under the conditions described above, the following will occur:

- The  $f_H$  clock will be on but the  $f_{SUB}$  clock will be off and the application program will stop at the “HALT” instruction.
- The Data Memory contents and registers will maintain their present condition.
- The I/O ports will maintain their present conditions.
- In the status register, the Power Down flag, PDF, will be set and the Watchdog time-out flag, TO, will be cleared.
- The WDT will be cleared and resume counting as the WDT function is enabled.

## Standby Current Considerations

As the main reason for entering the SLEEP or IDLE Mode is to keep the current consumption of the device to as low a value as possible, perhaps only in the order of several micro-amps in the IDLE0 and SLEEP Mode, there are other considerations which must also be taken into account by the circuit designer if the power consumption is to be minimised. Special attention must be made to the I/O pins on the device. All high-impedance input pins must be connected to either a fixed high or low level as any floating input pins could create internal oscillations and result in increased current consumption. This also applies to the device which has different package types, as there may be unbonded pins. These must either be setup as outputs or if setup as inputs must have pull-high resistors connected.

Care must also be taken with the loads, which are connected to I/O pins, which are setup as outputs. These should be placed in a condition in which minimum current is drawn or connected only to external circuits that do not draw current, such as other CMOS inputs.

In the IDLE1 and IDLE2 Mode the high speed oscillator is on, if the peripheral function clock source is derived from the high speed oscillator, the additional standby current will also be perhaps in the order of several hundred micro-amps.

## Wake-up

To minimise power consumption the device can enter the SLEEP or any IDLE Mode, where the CPU will be switched off. However, when the device is woken up again, it will take a considerable time for the original system oscillator to restart, stabilise and allow normal operation to resume.

After the system enters the SLEEP or IDLE Mode, it can be woken up from one of various sources listed as follows:

- An external falling edge on Port A
- A system interrupt
- A WDT overflow

When the device executes the “HALT” instruction, it will enter the IDLE or SLEEP mode and the PDF flag will be set high. The PDF flag is cleared to 0 if the device experiences a system power-up or executes the clear Watchdog Timer instruction.

If the system is woken up by a WDT overflow, a Watchdog Timer Time-out reset will be initiated and the TO flag will be set to 1. The TO flag is set high if a WDT time-out occurs, and causes a wake-up that only resets the Program Counter and Stack Pointer, the other flags remain in their original status.

Each pin on Port A can be setup using the PAWU register to permit a negative transition on the pin to wake-up the system. When a pin wake-up occurs, the program will resume execution at the instruction following the “HALT” instruction.

If the system is woken up by an interrupt, then two possible situations may occur. The first is where the related interrupt is disabled or the interrupt is enabled but the stack is full, in which case the program will resume execution at the instruction following the “HALT” instruction. In this situation, the interrupt which woke-up the device will not be immediately serviced, but will rather be serviced later when the related interrupt is finally enabled or when a stack level becomes free. The other situation is where the related interrupt is enabled and the stack is not full, in which case the regular interrupt response takes place. If an interrupt request flag is set high before entering the SLEEP or IDLE Mode, the wake-up function of the related interrupt will be disabled.

## Watchdog Timer

The Watchdog Timer is provided to prevent program malfunctions or sequences from jumping to unknown locations, due to certain uncontrollable external events such as electrical noise.

### Watchdog Timer Clock Source

The Watchdog Timer clock source is provided by the internal clock,  $f_{LIRC}$  which is sourced from the LIRC oscillator. The LIRC internal oscillator has an approximate frequency of 32kHz and this specified internal clock period can vary with  $V_{DD}$ , temperature and process variations. The Watchdog Timer source clock is then subdivided by a ratio of  $2^8$  to  $2^{18}$  to give longer timeouts, the actual value being chosen using the WS2~WS0 bits in the WDTC register.

### Watchdog Timer Control Register

A single register, WDTC, controls the required timeout period as well as the enable WDT and reset MCU operation.

#### • WDTC Register

Bit	7	6	5	4	3	2	1	0
Name	WE4	WE3	WE2	WE1	WE0	WS2	WS1	WS0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	1	0	1	0	0	1	1

Bit 7~3 **WE4~WE0**: WDT function software control  
 01010/10101: Enable  
 Others: Reset MCU

When these bits are changed by the environmental noise or software setting to reset the microcontroller, the reset operation will be activated after a delay time,  $t_{SRESET}$  and the WRF bit in the RSTFC register will be set high.

Bit 2~0 **WS2~WS0**: WDT time-out period selection  
 000:  $2^8/f_{LIRC}$   
 001:  $2^{10}/f_{LIRC}$   
 010:  $2^{12}/f_{LIRC}$   
 011:  $2^{14}/f_{LIRC}$   
 100:  $2^{15}/f_{LIRC}$   
 101:  $2^{16}/f_{LIRC}$   
 110:  $2^{17}/f_{LIRC}$   
 111:  $2^{18}/f_{LIRC}$

These three bits determine the division ratio of the watchdog timer source clock, which in turn determines the time-out period.

• **RSTFC Register**

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	—	—	LVRF	—	WRF
R/W	—	—	—	—	—	R/W	—	R/W
POR	—	—	—	—	—	x	—	0

“x”: unknown

- Bit 7~3      Unimplemented, read as “0”
- Bit 2        **LVRF**: LVR function reset flag  
Described elsewhere
- Bit 1        Unimplemented, read as “0”
- Bit 0        **WRF**: WDTC register software reset flag  
0: Not occurred  
1: Occurred

This bit is set to 1 by the WDTC register software reset and cleared by the application program. Note that this bit can be cleared to 0 only by the application program.

**Watchdog Timer Operation**

The Watchdog Timer operates by providing a device reset when its timer overflows. This means that in the application program and during normal operation the user has to strategically clear the Watchdog Timer before it overflows to prevent the Watchdog Timer from executing a reset. This is done using the clear watchdog instruction. If the program malfunctions for whatever reason, jumps to an unknown location, or enters an endless loop, the clear instruction will not be executed in the correct manner, in which case the Watchdog Timer will overflow and reset the device. There are five bits, WE4~WE0, in the WDTC register to offer the enable control and reset control of the Watchdog Timer. The WDT function will be enabled if the WE4~WE0 bits are equal to 01010B or 10101B. If the WE4~WE0 bits are set to any other values, other than 01010B and 10101B, it will reset the device after a delay time,  $t_{SRESET}$ . After power on these bits will have a value of 01010B.


WE4~WE0 Bits	WDT Function
01010B or 10101B	Enable
Any other values	Reset MCU

**Watchdog Timer Enable/Reset Control**

Under normal program operation, a Watchdog Timer time-out will initialise a device reset and set the status bit TO high. However, if the system is in the SLEEP or IDLE Mode, when a Watchdog Timer time-out occurs, the TO bit and PDF bit in the STATUS register will be high and only the Program Counter and Stack Pointer will be reset. Three methods can be adopted to clear the contents of the Watchdog Timer. The first is a WDTC software reset, which means a certain value except 01010B and 10101B written into the WE4~WE0 bits, the second is using the Watchdog Timer software clear instruction and the third is via a HALT instruction.

There is only one method of using software instruction to clear the Watchdog Timer. That is to use the single “CLR WDT” instruction to clear the WDT.

The maximum time out period is when the  $2^{18}$  division ratio is selected. As an example, with a 32kHz LIRC oscillator as its source clock, this will give a maximum watchdog period of around 8 seconds for the  $2^{18}$  division ratio, and a minimum timeout of 8ms for the  $2^8$  division ratio.



## Reset and Initialisation

A reset function is a fundamental part of any microcontroller ensuring that the device can be set to some predetermined condition irrespective of outside parameters. The most important reset condition is after power is first applied to the microcontroller. In this case, internal circuitry will ensure that the microcontroller, after a short delay, will be in a well-defined state and ready to execute the first program instruction. After this power-on reset, certain important internal registers will be set to defined states before the program commences. One of these registers is the Program Counter, which will be reset to zero forcing the microcontroller to begin program execution from the lowest Program Memory address.


In addition to the power-on reset, another reset exists in the form of a Low Voltage Reset, LVR, where a full reset is implemented in situations where the power supply voltage falls below a certain threshold. Another type of reset is when the Watchdog Timer overflows and resets the microcontroller. All types of reset operations result in different register conditions being setup.

## Reset Functions

There are several ways in which a microcontroller reset can occur, through events occurring internally:

### Power-on Reset

The most fundamental and unavoidable reset is the one that occurs after power is first applied to the microcontroller. As well as ensuring that the Program Memory begins execution from the first memory address, a power-on reset also ensures that certain other registers are preset to known conditions. All the I/O port and port control registers will power up in a high condition ensuring that all pins will be first set to inputs.




### Low Voltage Reset – LVR

The microcontroller contains a low voltage reset circuit in order to monitor the supply voltage of the device and provides an MCU reset when the value falls below a certain predefined level.

The LVR function is always enabled in FAST and SLOW modes with a specific LVR voltage  $V_{LVR}$ . For the device the  $V_{LVR}$  value is fixed at 3.15V. If the supply voltage of the device drop to within a range of  $0.9V \sim V_{LVR}$  such as might occur when changing the battery in battery powered applications, the LVR will automatically reset the device internally and the LVRF bit in the RSTFC register will also be set to 1. For a valid LVR signal, a low supply voltage, i.e., a voltage in the range between  $0.9V \sim V_{LVR}$  must exist for a time greater than that specified by  $t_{LVR}$  in the LVD & LVR Electrical Characteristics. If the low supply voltage state does not exceed this value, the LVR will ignore the low supply voltage and will not perform a reset function.

Note that the LVR function will be automatically disabled when the device enters the SLEEP or IDLE mode.



### • RSTFC Register

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	—	—	LVRF	—	WRF
R/W	—	—	—	—	—	R/W	—	R/W
POR	—	—	—	—	—	x	—	0

“x”: unknown

Bit 7~3 Unimplemented, read as “0”

Bit 2 **LVRF**: LVR function reset flag

0: Not occurred

1: Occurred

This bit is set to 1 when an actual Low Voltage Reset situation condition occurs. This bit can be cleared to 0 only by the application program.

Bit 1 Unimplemented, read as “0”

Bit 0 **WRF**: WDTC register software reset flag


0: Not occurred

1: Occurred

This bit is set to 1 by the WDTC register software reset and cleared by the application program. Note that this bit can be cleared to 0 only by the application program.

### Watchdog Time-out Reset during Normal Operation


The Watchdog time-out Reset during normal operation, the Watchdog time-out flag TO will be set to “1”.



**WDT Time-out Reset during Normal Operation Timing Chart**

**Watchdog Time-out Reset during SLEEP or IDLE Mode**

The Watchdog time-out Reset during SLEEP or IDLE Mode is a little different from other kinds of reset. Most of the conditions remain unchanged except that the Program Counter and the Stack Pointer will be cleared to “0” and the TO flag will be set to “1”. Refer to the System Start Up Time Characteristics for  $t_{SST}$  details.



**WDT Time-out Reset during SLEEP or IDLE Timing Chart**

**Reset Initial Conditions**

The different types of reset described affect the reset flags in different ways. These flags, known as PDF and TO are located in the status register and are controlled by various microcontroller operations, such as the SLEEP or IDLE Mode function or Watchdog Timer. The reset flags are shown in the table:

TO	PDF	RESET Conditions
0	0	Power-on reset
u	u	LVR reset during Normal operations
1	u	WDT time-out reset during Normal operations
1	1	WDT time-out reset during IDLE or SLEEP Mode

“u” stands for unchanged

The following table indicates the way in which the various components of the microcontroller are affected after a power-on reset occurs.

Item	Condition After RESET
Program Counter	Reset to zero
Interrupts	All interrupts will be disabled
WDT, Time Bases	Clear after reset, WDT begins counting
Timer Modules	Timer Modules will be turned off
Input/Output Ports	I/O ports will be setup as inputs
Stack Pointer	Stack Pointer will point to the top of the stack

The different kinds of resets all affect the internal registers of the microcontroller in different ways. To ensure reliable continuation of normal program execution after a reset occurs, it is important to know what condition the microcontroller is in after a particular reset occurs. The following table describes how each type of reset affects each of the microcontroller internal registers. Note that where more than one package type exists the table will reflect the situation for the larger package type.

Register	Power On Reset	LVR Reset	WDT Time-out (Normal Operation)	WDT Time-out (IDLE/SLEEP)
IAR0	0000 0000	0000 0000	0000 0000	uuuu uuuu
MP0	0000 0000	0000 0000	0000 0000	uuuu uuuu
IAR1	0000 0000	0000 0000	0000 0000	uuuu uuuu
MP1L	0000 0000	0000 0000	0000 0000	uuuu uuuu
MP1H	0000 0000	0000 0000	0000 0000	uuuu uuuu
ACC	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu
PCL	0000 0000	0000 0000	0000 0000	0000 0000
TBLP	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu
TBLH	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu
TBHP	---x xxxx	---u uuuu	---u uuuu	---u uuuu
STATUS	xx00 xxxx	xxuu uuuu	xx1u uuuu	uu11 uuuu
IAR2	0000 0000	0000 0000	0000 0000	uuuu uuuu
MP2L	0000 0000	0000 0000	0000 0000	uuuu uuuu
MP2H	0000 0000	0000 0000	0000 0000	uuuu uuuu
RSTFC	---- -x-0	---- -1-u	---- -u-u	---- -u-u
TB0C	0--- -000	0--- -000	0--- -000	u--- -uuu
TB1C	0--- -000	0--- -000	0--- -000	u--- -uuu
SCC	001- --00	001- --00	001- --00	uuu- --uu
HIRCC	---- --01	---- --01	---- --01	---- --uu
PA	1111 1111	1111 1111	1111 1111	uuuu uuuu
PAC	1111 1111	1111 1111	1111 1111	uuuu uuuu
PAPU	0000 0000	0000 0000	0000 0000	uuuu uuuu
PAWU	0000 0000	0000 0000	0000 0000	uuuu uuuu
PB	1111 1111	1111 1111	1111 1111	uuuu uuuu
PBC	1111 1111	1111 1111	1111 1111	uuuu uuuu
PBPU	0000 0000	0000 0000	0000 0000	uuuu uuuu
OPC0	---- 0000	---- 0000	---- 0000	---- uuuu
OPC1	0--0 0000	0--0 0000	0--0 0000	u--u uuuu
OPOCAL	0010 0000	0010 0000	0010 0000	uuuu uuuu
LVDC	--00 0000	--00 0000	--00 0000	--uu uuuu
PTMC0	0000 0---	0000 0---	0000 0---	uuuu u---
PTMC1	0000 0000	0000 0000	0000 0000	uuuu uuuu
PTMDL	0000 0000	0000 0000	0000 0000	uuuu uuuu
PTMDH	---- --00	---- --00	---- --00	---- --uu
PTMAL	0000 0000	0000 0000	0000 0000	uuuu uuuu
PTMAH	---- --00	---- --00	---- --00	---- --uu
PTMRPL	0000 0000	0000 0000	0000 0000	uuuu uuuu
PTMRPH	---- --00	---- --00	---- --00	---- --uu
ATAC1C	--00 0000	--00 0000	--00 0000	--uu uuuu
ATAC2C	---0 0000	---0 0000	---0 0000	---u uuuu
SADO1BH	xxxx xxxx	xxxx xxxx	xxxx xxxx	uuuu uuuu
SADO1BL	xxxx xxxx	xxxx xxxx	xxxx xxxx	uuuu uuuu

Register	Power On Reset	LVR Reset	WDT Time-out (Normal Operation)	WDT Time-out (IDLE/SLEEP)
SADO2BH	xxxx xxxx	xxxx xxxx	xxxx xxxx	uuuu uuuu
SADO2BL	xxxx xxxx	xxxx xxxx	xxxx xxxx	uuuu uuuu
SADOL	xxxx ----	xxxx ----	xxxx ----	uuuu ---- (ADRF5=0)
				uuuu uuuu (ADRF5=1)
SADOH	xxxx xxxx	xxxx xxxx	xxxx xxxx	uuuu uuuu (ADRF5=0)
				---- uuuu (ADRF5=1)
SADC0	0000 0000	0000 0000	0000 0000	uuuu uuuu
SADC1	0000 0000	0000 0000	0000 0000	uuuu uuuu
ATADT	---- 0000	---- 0000	---- 0000	---- uuuu
LEBC	0000 0000	0000 0000	0000 0000	uuuu uuuu
SIMC0	1110 0000	1110 0000	1110 0000	uuuu uuuu
SIMC1 (UMD=0)	1000 0001	1000 0001	1000 0001	uuuu uuuu
UUCR1* (UMD=1)	0000 00x0	0000 00x0	0000 00x0	uuuu uuuu
SIMD/UTXR_RXR	xxxx xxxx	xxxx xxxx	xxxx xxxx	uuuu uuuu
SIMA/SIMC2/UUCR2	0000 0000	0000 0000	0000 0000	uuuu uuuu
SIMTOC (UMD=0)	0000 0000	0000 0000	0000 0000	uuuu uuuu
UBRG* (UMD=1)	xxxx xxxx	xxxx xxxx	xxxx xxxx	uuuu uuuu
UUSR	0000 1011	0000 1011	0000 1011	uuuu uuuu
IFS0	--00 -0-0	--00 -0-0	--00 -0-0	--uu -u-u
IECC	0000 0000	0000 0000	0000 0000	uuuu uuuu
EEA	-000 0000	-000 0000	-000 0000	-uuu uuuu
EED	0000 0000	0000 0000	0000 0000	uuuu uuuu
EEC	---- 0000	---- 0000	---- 0000	---- uuuu
INTC0	-000 0000	-000 0000	-000 0000	-uuu uuuu
INTC1	0000 0000	0000 0000	0000 0000	uuuu uuuu
INTC2	0000 0000	0000 0000	0000 0000	uuuu uuuu
INTC3	0000 0000	0000 0000	0000 0000	uuuu uuuu
MF10	0000 0000	0000 0000	0000 0000	uuuu uuuu
MF11	0000 0000	0000 0000	0000 0000	uuuu uuuu
MF12	0000 0000	0000 0000	0000 0000	uuuu uuuu
MF13	0000 0000	0000 0000	0000 0000	uuuu uuuu
MF14	-000 -000	-000 -000	-000 -000	-uuu -uuu
PAS0	0000 0000	0000 0000	0000 0000	uuuu uuuu
PAS1	0000 0000	0000 0000	0000 0000	uuuu uuuu
PBS0	0000 0000	0000 0000	0000 0000	uuuu uuuu
PBS1	0000 0000	0000 0000	0000 0000	uuuu uuuu
PCS0	0000 0000	0000 0000	0000 0000	uuuu uuuu
WDTC	0101 0011	0101 0011	0101 0011	uuuu uuuu
PSCR	---- --00	---- --00	---- --00	---- --uu
CRCCR	---- ---0	---- ---0	---- ---0	---- ---u
CRCIN	0000 0000	0000 0000	0000 0000	uuuu uuuu
CRCDL	0000 0000	0000 0000	0000 0000	uuuu uuuu
CRCDH	0000 0000	0000 0000	0000 0000	uuuu uuuu
PC	---- 1111	---- 1111	---- 1111	---- uuuu

Register	Power On Reset	LVR Reset	WDT Time-out (Normal Operation)	WDT Time-out (IDLE/SLEEP)
PCC	---- 1111	---- 1111	---- 1111	---- uuuu
PCPU	---- 0000	---- 0000	---- 0000	---- uuuu
MDUWR0	xxxx xxxx	0000 0000	0000 0000	uuuu uuuu
MDUWR1	xxxx xxxx	0000 0000	0000 0000	uuuu uuuu
MDUWR2	xxxx xxxx	0000 0000	0000 0000	uuuu uuuu
MDUWR3	xxxx xxxx	0000 0000	0000 0000	uuuu uuuu
MDUWR4	xxxx xxxx	0000 0000	0000 0000	uuuu uuuu
MDUWR5	xxxx xxxx	0000 0000	0000 0000	uuuu uuuu
MDUWCTRL	00-- ----	00-- ----	00-- ----	uu-- ----
PWMC0	0000 -000	0000 -000	0000 -000	uuuu -uuu
PWMC1	0100 0000	0100 0000	0100 0000	uuuu uuuu
ERSGC	---- 0000	---- 0000	---- 0000	---- uuuu
PWMPL	0000 0000	0000 0000	0000 0000	uuuu uuuu
PWMPH	---- 0000	---- 0000	---- 0000	---- uuuu
PWMDL	0000 0000	0000 0000	0000 0000	uuuu uuuu
PWMDH	---- 0000	---- 0000	---- 0000	---- uuuu
PWMRL	0000 0000	0000 0000	0000 0000	uuuu uuuu
PWMRH	---- 0000	---- 0000	---- 0000	---- uuuu
DT0L	0000 0000	0000 0000	0000 0000	uuuu uuuu
DT0H	---- 0000	---- 0000	---- 0000	---- uuuu
DT1L	0000 0000	0000 0000	0000 0000	uuuu uuuu
DT1H	---- 0000	---- 0000	---- 0000	---- uuuu
PLC	---- --00	---- --00	---- --00	---- --uu
PWMMAXPL	0000 0000	0000 0000	0000 0000	uuuu uuuu
PWMMAXPH	---- 0000	---- 0000	---- 0000	---- uuuu
PWMMINPL	0000 0000	0000 0000	0000 0000	uuuu uuuu
PWMMINPH	---- 0000	---- 0000	---- 0000	---- uuuu
DECPWMP	0000 0000	0000 0000	0000 0000	uuuu uuuu
TMCC0	-000 0000	-000 0000	-000 0000	-uuu uuuu
TMCC1	0000 ----	0000 ----	0000 ----	uuuu ----
TMCDL	0000 0000	0000 0000	0000 0000	uuuu uuuu
TMCDH	---- --00	---- --00	---- --00	---- --uu
TMCCRAL	0000 0000	0000 0000	0000 0000	uuuu uuuu
TMCCRAH	---- --00	---- --00	---- --00	---- --uu
PPDSITA	0000 0000	0000 0000	0000 0000	uuuu uuuu
PWMC2	0000 0---	0000 0---	0000 0---	uuuu u---
INTEG	---- 0000	---- 0000	---- 0000	---- uuuu
CTM0C0	0000 0000	0000 0000	0000 0000	uuuu uuuu
CTM0C1	0000 0000	0000 0000	0000 0000	uuuu uuuu
CTM0DL	0000 0000	0000 0000	0000 0000	uuuu uuuu
CTM0DH	---- --00	---- --00	---- --00	---- --uu
CTM0AL	0000 0000	0000 0000	0000 0000	uuuu uuuu
CTM0AH	---- --00	---- --00	---- --00	---- --uu
CTM1C0	0000 0000	0000 0000	0000 0000	uuuu uuuu
CTM1C1	0000 0000	0000 0000	0000 0000	uuuu uuuu
CTM1DL	0000 0000	0000 0000	0000 0000	uuuu uuuu
CTM1DH	---- --00	---- --00	---- --00	---- --uu

Register	Power On Reset	LVR Reset	WDT Time-out (Normal Operation)	WDT Time-out (IDLE/SLEEP)
CTM1AL	0000 0000	0000 0000	0000 0000	uuuu uuuu
CTM1AH	---- --00	---- --00	---- --00	---- --uu
CTM2C0	0000 0000	0000 0000	0000 0000	uuuu uuuu
CTM2C1	0000 0000	0000 0000	0000 0000	uuuu uuuu
CTM2DL	0000 0000	0000 0000	0000 0000	uuuu uuuu
CTM2DH	---- --00	---- --00	---- --00	---- --uu
CTM2AL	0000 0000	0000 0000	0000 0000	uuuu uuuu
CTM2AH	---- --00	---- --00	---- --00	---- --uu
OVP0C0	000- -000	000- -000	000- -000	uuuu- -uuu
OVP0C1	0001 0000	0001 0000	0001 0000	uuuu uuuu
OVP0C2	---- 00--	---- 00--	---- 00--	---- uu--
OVP0DA	0000 0000	0000 0000	0000 0000	uuuu uuuu
OVP1C0	000- -000	000- -000	000- -000	uuu- -uuu
OVP1C1	0001 0000	0001 0000	0001 0000	uuuu uuuu
OVP1C2	0--- 0000	0--- 0000	0--- 0000	u--- uuuu
OVP1DA	0000 0000	0000 0000	0000 0000	uuuu uuuu
OVP2C0	000- -000	000- -000	000- -000	uuu- -uuu
OVP2C1	0001 0000	0001 0000	0001 0000	uuuu uuuu
OVP2C2	---- 00--	---- 00--	---- 00--	---- uu--
OVP2DA	0000 0000	0000 0000	0000 0000	uuuu uuuu
OVP3C0	000- -000	000- -000	000- -000	uuuu- -uuu
OVP3C1	0001 0000	0001 0000	0001 0000	uuuu uuuu
OVP3C2	---- 00--	---- 00--	---- 00--	---- uu--
OVP3DA	0000 0000	0000 0000	0000 0000	uuuu uuuu
OVP4C0	000- -000	000- -000	000- -000	uuu- -uuu
OVP4C1	0001 0000	0001 0000	0001 0000	uuuu uuuu
OVP4C2	---- 00--	---- 00--	---- 00--	---- uu--
OVP4DA	0000 0000	0000 0000	0000 0000	uuuu uuuu
OVP5C0	000- -000	000- -000	000- -000	uuuu- -uuu
OVP5C1	0001 0000	0001 0000	0001 0000	uuuu uuuu
OVP5C2	---- 00--	---- 00--	---- 00--	---- uu--
OVP5DA	0000 0000	0000 0000	0000 0000	uuuu uuuu
OVP6C0	000- -000	000- -000	000- -000	uuuu- -uuu
OVP6C1	0001 0000	0001 0000	0001 0000	uuuu uuuu
OVP6C2	---- 0000	---- 0000	---- 0000	---- uuuu
OVP6DA	0000 0000	0000 0000	0000 0000	uuuu uuuu

Note: “u” stands for unchanged

“x” stands for unknown

“-” stands for unimplemented

“\*”: The UUCR1 and SIMC1 registers share the same memory address while the UBRG and SIMTOC registers share the same memory address. The default value of the UUCR1 or UBRG register can be obtained when the UMD bit is set high by application program after a reset.

## Input/Output Ports

Holtek microcontrollers offer considerable flexibility on their I/O ports. With the input or output designation of every pin fully under user program control, pull-high selections for all ports and wake-up selections on certain pins, the user is provided with an I/O structure to meet the needs of a wide range of application possibilities.

The device provides bidirectional input/output lines labeled with port names PA~PC. These I/O ports are mapped to the RAM Data Memory with specific addresses as shown in the Special Purpose Data Memory table. All of these I/O ports can be used for input and output operations. For input operation, these ports are non-latching, which means the inputs must be ready at the T2 rising edge of instruction “MOV A, [m]”, where m denotes the port address. For output operation, all the data is latched and remains unchanged until the output latch is rewritten.

Register Name	Bit							
	7	6	5	4	3	2	1	0
PA	PA7	PA6	PA5	PA4	PA3	PA2	PA1	PA0
PAC	PAC7	PAC6	PAC5	PAC4	PAC3	PAC2	PAC1	PAC0
PAPU	PAPU7	PAPU6	PAPU5	PAPU4	PAPU3	PAPU2	PAPU1	PAPU0
PAWU	PAWU7	PAWU6	PAWU5	PAWU4	PAWU3	PAWU2	PAWU1	PAWU0
PB	PB7	PB6	PB5	PB4	PB3	PB2	PB1	PB0
PBC	PBC7	PBC6	PBC5	PBC4	PBC3	PBC2	PBC1	PBC0
PBPU	PBPU7	PBPU6	PBPU5	PBPU4	PBPU3	PBPU2	PBPU1	PBPU0
PC	—	—	—	—	PC3	PC2	PC1	PC0
PCC	—	—	—	—	PCC3	PCC2	PCC1	PCC0
PCPU	—	—	—	—	PCPU3	PCPU2	PCPU1	PCPU0

“—”: Unimplemented, read as “0”.

### I/O Logic Function Register List

## Pull-high Resistors

Many product applications require pull-high resistors for their switch inputs usually requiring the use of an external resistor. To eliminate the need for these external resistors, all I/O pins, when configured as a digital input have the capability of being connected to an internal pull-high resistor. These pull-high resistors are selected using the relevant pull-high control registers PAPU~PCPU, and are implemented using weak PMOS transistors.

Note that the pull-high resistor can be controlled by the relevant pull-high control registers only when the pin-shared functional pin is selected as a logic input or NMOS output. Otherwise, the pull-high resistors cannot be enabled.

### • PxPU Register

Bit	7	6	5	4	3	2	1	0
Name	PxPU7	PxPU6	PxPU5	PxPU4	PxPU3	PxPU2	PxPU1	PxPU0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

**PxPU<sub>n</sub>**: I/O Px.n Pin pull-high function control

0: Disable

1: Enable

The PxPU<sub>n</sub> bit is used to control the Px.n pin pull-high function. Here the “x” can be A, B or C. However, the actual available bits for each I/O Port may be different.

## Port A Wake-up

The HALT instruction forces the microcontroller into the SLEEP or IDLE Mode which preserves power, a feature that is important for battery and other low-power applications. Various methods exist to wake-up the microcontroller, one of which is to change the logic condition on one of the Port A pins from high to low. This function is especially suitable for applications that can be woken up via external switches. Each pin on Port A can be selected individually to have this wake-up feature using the PAWU register.

Note that the wake-up function can be controlled by the wake-up control registers only when the pin is selected as a general purpose input and the MCU enters the IDLE or SLEEP mode.

### • PAWU Register

Bit	7	6	5	4	3	2	1	0
Name	PAWU7	PAWU6	PAWU5	PAWU4	PAWU3	PAWU2	PAWU1	PAWU0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0      **PAWU7~PAWU0**: PA7~PA0 pin wake-up function control  
 0: Disable  
 1: Enable

## I/O Port Control Registers

Each I/O port has its own control register known as PAC~PCC, to control the input/output configuration. With this control register, each CMOS output or input can be reconfigured dynamically under software control. Each pin of the I/O ports is directly mapped to a bit in its associated port control register. For the I/O pin to function as an input, the corresponding bit of the control register must be written as a “1”. This will then allow the logic state of the input pin to be directly read by instructions. When the corresponding bit of the control register is written as a “0”, the I/O pin will be setup as a CMOS output. If the pin is currently setup as an output, instructions can still be used to read the output register. However, it should be noted that the program will in fact only read the status of the output data latch and not the actual logic status of the output pin when the IECM is low.

### • PxC Register

Bit	7	6	5	4	3	2	1	0
Name	PxC7	PxC6	PxC5	PxC4	PxC3	PxC2	PxC1	PxC0
R/W								
POR	1	1	1	1	1	1	1	1

**PxCn**: I/O Px.n Pin type selection  
 0: Output  
 1: Input

The PxCn bit is used to control the Px.n Pin type selection. Here the “x” can be A, B or C. However, the actual available bits for each I/O Port may be different.

## Pin-shared Functions

The flexibility of the microcontroller range is greatly enhanced by the use of pins that have more than one function. Limited numbers of pins can force serious design constraints on designers but by supplying pins with multi-functions, many of these difficulties can be overcome. For these pins, the desired function of the multi-function I/O pins is selected by a series of registers via the application program control.

### Pin-shared Function Selection Registers

The limited number of supplied pins in a package can impose restrictions on the amount of functions a certain device can contain. However by allowing the same pins to share several different functions and providing a means of function selection, a wide range of different functions can be incorporated into even relatively small package sizes. The device includes Port “x” Output Function Selection registers, labeled as PXS0 and PXS1, and Input Function Selection register, labeled as IFS0, which can select the desired functions of the multi-function pin-shared pins and the desired function pin-out locations.

The most important point to note is to make sure that the desired pin-shared function is properly selected and also deselected. For most pin-shared functions, to select the desired pin-shared function, the pin-shared function should first be correctly selected using the corresponding pin-shared control register. After that the corresponding peripheral functional setting should be configured and then the peripheral function can be enabled. However, a special point must be noted for some digital input pins, such as INTn, xTCKn, xTPnI, etc, which share the same pin-shared control configuration with their corresponding general purpose I/O functions when setting the relevant pin-shared control bit fields. To select these pin functions, in addition to the necessary pin-shared control and peripheral functional setup aforementioned, they must also be setup as an input by setting the corresponding bit in the I/O port control register. To correctly deselect the pin-shared function, the peripheral function should first be disabled and then the corresponding pin-shared function control register can be modified to select other pin-shared functions.

Register Name	Bit							
	7	6	5	4	3	2	1	0
PAS0	PAS07	PAS06	PAS05	PAS04	PAS03	PAS02	PAS01	PAS00
PAS1	PAS17	PAS16	PAS15	PAS14	PAS13	PAS12	PAS11	PAS10
PBS0	PBS07	PBS06	PBS05	PBS04	PBS03	PBS02	PBS01	PBS00
PBS1	PBS17	PBS16	PBS15	PBS14	PBS13	PBS12	PBS11	PBS10
PCS0	PCS07	PCS06	PCS05	PCS04	PCS03	PCS02	PCS01	PCS00
IFS0	—	—	SDISDARXPS1	SDISDARXPS0	—	SCKSCLPS	—	SCSBPS

**Pin-shared Function Selection Register List**

• **PAS0 Register**

Bit	7	6	5	4	3	2	1	0
Name	PAS07	PAS06	PAS05	PAS04	PAS03	PAS02	PAS01	PAS00
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

- Bit 7~6     **PAS07~PAS06:** PA3 pin-shared function selection  
00: PA3  
01: OVP3P  
10: PA3  
11: PA3
- Bit 5~4     **PAS05~PAS04:** PA2 pin-shared function selection  
00: PA2  
01: SDI/SDA/RX  
10: PA2  
11: PA2
- Bit 3~2     **PAS03~PAS02:** PA1 pin-shared function selection  
00: PA1  
01: OVP16P  
10: PA1  
11: PA1
- Bit 1~0     **PAS01~PAS00:** PA0 pin-shared function selection  
00: PA0  
01: SDO/TX  
10: SCK/SCL  
11: PA0

• **PAS1 Register**

Bit	7	6	5	4	3	2	1	0
Name	PAS17	PAS16	PAS15	PAS14	PAS13	PAS12	PAS11	PAS10
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

- Bit 7~6     **PAS17~PAS16:** PA7 pin-shared function selection  
00: PA7  
01: TMCCCKO  
10: OPINN0  
11: PA7
- Bit 5~4     **PAS15~PAS14:** PA6 pin-shared function selection  
00: PA6  
01: OPINP  
10: PA6  
11: PA6
- Bit 3~2     **PAS13~PAS12:** PA5 pin-shared function selection  
00: PA5  
01: OVP5P  
10: PA5  
11: PA5
- Bit 1~0     **PAS11~PAS10:** PA4 pin-shared function selection  
00: PA4  
01: OVP4P  
10: PA4  
11: PA4

• **PBS0 Register**

Bit	7	6	5	4	3	2	1	0
Name	PBS07	PBS06	PBS05	PBS04	PBS03	PBS02	PBS01	PBS00
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

- Bit 7~6     **PBS07~PBS06:** PB3 pin-shared function selection  
 00: PB3/CTCK1  
 01: AN3  
 10: PB3/CTCK1  
 11: PB3/CTCK1
- Bit 5~4     **PBS05~PBS04:** PB2 pin-shared function selection  
 00: PB2/CTCK0  
 01: PHASE  
 10: AN2  
 11: VREF
- Bit 3~2     **PBS03~PBS02:** PB1 pin-shared function selection  
 00: PB1  
 01: AN1  
 10: OPARO  
 11: OPARO and AN1
- Bit 1~0     **PBS01~PBS00:** PB0 pin-shared function selection  
 00: PB0  
 01: OPINN1  
 10: AN0  
 11: PB0

• **PBS1 Register**

Bit	7	6	5	4	3	2	1	0
Name	PBS17	PBS16	PBS15	PBS14	PBS13	PBS12	PBS11	PBS10
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

- Bit 7~6     **PBS17~PBS16:** PB7 pin-shared function selection  
 00: PB7  
 01: CTP2  
 10: SCK/SCL  
 11: AN7
- Bit 5~4     **PBS15~PBS14:** PB6 pin-shared function selection  
 00: PB6  
 01: SDI/SDA/RX  
 10: AN6  
 11: PB6
- Bit 3~2     **PBS13~PBS12:** PB5 pin-shared function selection  
 00: PB5/PTPI/INT1  
 01: CTP1B  
 10: AN5  
 11: PB5/PTPI/INT1
- Bit 1~0     **PBS11~PBS10:** PB4 pin-shared function selection  
 00: PB4/CTCK2/INT0  
 01: CTP0B  
 10: AN4  
 11: PB4/CTCK2/INT0

• **PCS0 Register**

Bit	7	6	5	4	3	2	1	0
Name	PCS07	PCS06	PCS05	PCS04	PCS03	PCS02	PCS01	PCS00
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

- Bit 7~6     **PCS07~PCS06**: PC3 pin-shared function selection  
00: PC3  
01: OVP026P1N  
10: PC3  
11: PC3
- Bit 5~4     **PCS05~PCS04**: PC2 pin-shared function selection  
00: PC2  
01: CTP1  
10: SDI/SDA/RX  
11: PC2
- Bit 3~2     **PCS03~PCS02**: PC1 pin-shared function selection  
00: PC1  
01: CTP0  
10:  $\overline{SCS}$   
11: SDO/TX
- Bit 1~0     **PCS01~PCS00**: PC0 pin-shared function selection  
00: PC0  
01: PTP  
10:  $\overline{SCS}$   
11: SDO/TX


• **IFS0 Register**

Bit	7	6	5	4	3	2	1	0
Name	—	—	SDISDARXPS1	SDISDARXPS0	—	SCKSCLPS	—	SCSBPS
R/W	—	—	R/W	R/W	—	R/W	—	R/W
POR	—	—	0	0	—	0	—	0

- Bit 7~6     Unimplemented, read as “0”
- Bit 5~4     **SDISDARXPS1~SDISDARXPS0**: SDI/SDA/RX input source pin selection  
00: PA2  
01: PA2  
10: PC2  
11: PB6
- Bit 3       Unimplemented, read as “0”
- Bit 2       **SCKSCLPS**: SCK/SCL input source pin selection  
0: PB7  
1: PA0
- Bit 1       Unimplemented, read as “0”
- Bit 0       **SCSBPS**:  $\overline{SCS}$  input source pin selection  
0: PC0  
1: PC1

### I/O Pin Structures

The accompanying diagram illustrates the internal structure of the I/O logic function. As the exact logical construction of the I/O pin will differ from this diagram, it is supplied as a guide only to assist with the functional understanding of the logic function I/O pins. The wide range of pin-shared structures does not permit all types to be shown.



### Read PORT Function

The Read PORT function is used to manage the reading path of the output data from the data latch or I/O pin, which is specially designed for the IEC60730 self-diagnostic test on the I/O function and A/D paths. There is a register, IECC, which is used to control the READ PORT function. If the READ PORT function is disabled, the pin function will operate as the selected pin-shared function. When a specific data pattern, "11001010", is written into the IECC register, the internal signal named IECM will be set high to enable the READ PORT function. If the READ PORT function is enabled, the value on the corresponding pins will be passed to the accumulator ACC when the read port instruction "mov acc, Px" is executed where the "x" stands for the corresponding I/O port name.

#### • IECC Register


Bit	7	6	5	4	3	2	1	0
Name	IECS7	IECS6	IECS5	IECS4	IECS3	IECS2	IECS1	IECS0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0     **IECS7~IECS0:** READ PORT function enable control  
 11001010: IECM is high, READ PORT function is enabled  
 Others: IECM is low, READ PORT function is disabled

READ PORT Function	Disabled		Enabled	
Port Control Register Bit – Px.C.n	1	0	1	0
I/O Function	Pin value	Data latch value	Pin value	
Digital Input Function				
Digital Output Function (except I <sup>2</sup> C SDA/SCL)	0			
I <sup>2</sup> C SDA/SCL	Pin value			
Analog Function	0			

Note: The value in the above table is the content of the ACC register after “mov a, Px” instruction is executed where “x” means the relevant port name.

The additional function of the READ PORT mode is to check the A/D path. When the READ PORT function is disabled, the A/D path from the external pin to the internal analog input will be switched off if the A/D input pin function is not selected by the corresponding selection bits. For the MCU with A/D converter channels, such as A/D AN7~AN0, the desired A/D channel can be switched on by properly configuring the external analog input channel selection bits in the A/D Control Register together with the corresponding analog input pin function is selected. However, the additional function of the READ PORT mode is to force the A/D path to be switched on. For example, when the AN0 is selected as the analog input channel as the READ PORT function is enabled, the AN0 analog input path will be switched on even if the AN0 analog input pin function is not selected. In this way, the AN0 analog input path can be examined by internally connecting the digital output on this shared pin with the AN0 analog input pin switch and then converting the corresponding digital data without any external analog input voltage connected.



**A/D Channel Input Path Internally Connection**

### Programming Considerations

Within the user program, one of the first things to consider is port initialisation. After a reset, all of the I/O data and port control registers will be set high. This means that all I/O pins will default to an input state, the level of which depends on the other connected circuitry and whether pull-high selections have been chosen. If the port control registers, PAC~PCC, are then programmed to setup some pins as outputs, these output pins will have an initial high output value unless the associated port data registers, PA~PC, are first programmed. Selecting which pins are inputs and which are outputs can be achieved byte-wide by loading the correct values into the appropriate port control register or by programming individual bits in the port control register using the “SET [m].i” and “CLR [m].i” instructions. Note that when using these bit control instructions, a read-modify-write operation takes place. The microcontroller must first read in the data on the entire port, modify it to the required new bit values and then rewrite this data back to the output ports.

Port A has the additional capability of providing wake-up functions. When the device is in the SLEEP or IDLE Mode, various methods are available to wake the device up. One of these is a high to low transition of any of the Port A pins. Single or multiple pins on Port A can be setup to have this function.

## Timer Modules – TM

One of the most fundamental functions in any microcontroller devices is the ability to control and measure time. To implement time related functions the device includes several Timer Modules, generally abbreviated to the name TM. The TMs are multi-purpose timing units and serve to provide operations such as Timer/Counter, Input Capture, Compare Match Output and Single Pulse Output as well as being the functional unit for the generation of PWM signals. Each of the TMs has two interrupts. The addition of input and output pins for each TM ensures that users are provided with timing units with a wide and flexible range of features.

The common features of the different TM types are described here with more detailed information provided in the individual Compact and Periodic TM sections.

### Introduction

The device contains four TMs and each individual TM can be categorised as a certain type, namely Compact Type TM or Periodic Type TM. Although similar in nature, the different TM types vary in their feature complexity. The common features to all of the Compact and Periodic TMs will be described in this section and the detailed operation regarding each of the TM types will be described in separate sections. The main features and differences between the two types of TMs are summarised in the accompanying table.

TM Function	CTM	PTM
Timer/Counter	√	√
Input Capture	—	√
Compare Match Output	√	√
PWM Output	√	√
Single Pulse Output	—	√
PWM Alignment	Edge	Edge
PWM Adjustment Period & Duty	Duty or Period	Duty or Period

**TM Function Summary**

### TM Operation

The different types of TM offer a diverse range of functions, from simple timing operations to PWM signal generation. The key to understanding how the TM operates is to see it in terms of a free running count-up counter whose value is then compared with the value of pre-programmed internal comparators. When the free running count-up counter has the same value as the pre-programmed comparator, known as a compare match situation, a TM interrupt signal will be generated which can clear the counter and perhaps also change the condition of the TM output pin. The internal TM counter is driven by a user selectable clock source, which can be an internal clock or an external pin.

### TM Clock Source

The clock source which drives the main counter in each TM can originate from various sources. The selection of the required clock source is implemented using the  $xTnCK2 \sim xTnCK0$  bits in the  $xTMn$  control registers, where “x” stands for C or P type TM. The clock source can be a ratio of the system clock,  $f_{SYS}$ , or the internal high clock,  $f_{IH}$ , the  $f_{SUB}$  clock source. For the CTM, the clock source also can be from the external CTCKn pin. The CTCKn pin clock source is used to allow an external signal to drive the TM as an external clock source for event counting.

### TM Interrupts

The Compact Type and Periodic Type TMs each have two internal interrupts, one for each of the internal comparator A or comparator P, which generate a TM interrupt when a compare match condition occurs. When a TM interrupt is generated it can be used to clear the counter and also to change the state of the TM output pin.

### TM External Pins

The Compact TM has one input pin, with the label CTCKn. The CTCKn input pin is essentially a clock source for the CTMn and is selected using the CTnCK2~CTnCK0 bits in the CTMnCO register. This external TM input pin allows an external clock source to drive the internal TM. The CTCKn input pin can be chosen to have either a rising or falling active edge.


The Periodic TM also has an input pin, with the label of PTPI. The PTPI pin is the capture input pin whose active edge can be a rising edge, a falling edge or both rising and falling edges and the active edge transition type is selected using the PTIO1~PTIO0 bits in the PTMC1 register.

The TMs each have one or two output pins, xTPn and xTPnB. The xTPnB is the inverted signal of the xTPn output. When the TM is in the Compare Match Output Mode, these pins can be controlled by the TM to switch to a high or low level or to toggle when a compare match situation occurs. The external xTPn or xTPnB output pin is also the pin where the TM generates the PWM output waveform.

As the TM input and output pins are pin-shared with other functions, the TM input or output function must first be setup using relevant pin-shared function selection register. The details of the pin-shared function selection are described in the pin-shared function section.


CTM0		CTM1		CTM2		PTM	
Input	Output	Input	Output	Input	Output	Input	Output
CTCK0	CTP0, CTP0B	CTCK1	CTP1, CTP1B	CTCK2	CTP2	PTPI	PTP

**TM External Pins**



Note: CTPnB is only for CTM0 and CTM1.

**CTMn Function Pin Block Diagram (n=0~2)**




**PTM Function Pin Block Diagram**

### Programming Considerations

The TM Counter Registers and the Capture/Compare CCRA and CCRP registers, all have a low and high byte structure. The high bytes can be directly accessed, but as the low bytes can only be accessed via an internal 8-bit buffer, reading or writing to these register pairs must be carried out in a specific way. The important point to note is that data transfer to and from the 8-bit buffer and its related low byte only takes place when a write or read operation to its corresponding high byte is executed.

As the CCRA and CCRP registers are implemented in the way shown in the following diagram and accessing these register pairs is carried out in a specific way as described above, it is recommended to use the "MOV" instruction to access the CCRA and CCRP low byte registers using the following access procedures. Accessing the CCRA or CCRP low byte registers without following these access procedures will result in unpredictable values.



The following steps show the read and write procedures:

- Writing Data to CCRA or CCRP
  - ♦ Step 1. Write data to Low Byte xTMnAL or PTMRPL
    - Note that here data is only written to the 8-bit buffer.
  - ♦ Step 2. Write data to High Byte xTMnAH or PTMRPH
    - Here data is written directly to the high byte registers and simultaneously data is latched from the 8-bit buffer to the Low Byte registers.
- Reading Data from the Counter Registers and CCRA or CCRP
  - ♦ Step 1. Read data from the High Byte xTMnDH, xTMnAH or PTMRPH
    - Here data is read directly from the High Byte registers and simultaneously data is latched from the Low Byte register into the 8-bit buffer.
  - ♦ Step 2. Read data from the Low Byte xTMnDL, xTMnAL or PTMRPL
    - This step reads data from the 8-bit buffer.



Register Name	Bit							
	7	6	5	4	3	2	1	0
CTMnC0	CTnPAU	CTnCK2	CTnCK1	CTnCK0	CTnON	CTnRP2	CTnRP1	CTnRP0
CTMnC1	CTnM1	CTnM0	CTnIO1	CTnIO0	CTnOC	CTnPOL	CTnDPX	CTnCCLR
CTMnDL	D7	D6	D5	D4	D3	D2	D1	D0
CTMnDH	—	—	—	—	—	—	D9	D8
CTMnAL	D7	D6	D5	D4	D3	D2	D1	D0
CTMnAH	—	—	—	—	—	—	D9	D8

**10-bit Compact TM Register List (n=0~2)**

• **CTMnC0 Register**

Bit	7	6	5	4	3	2	1	0
Name	CTnPAU	CTnCK2	CTnCK1	CTnCK0	CTnON	CTnRP2	CTnRP1	CTnRP0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7      **CTnPAU**: CTMn Counter Pause Control  
 0: Run  
 1: Pause

The counter can be paused by setting this bit high. Clearing the bit to zero restores normal counter operation. When in a Pause condition the CTM will remain powered up and continue to consume power. The counter will retain its residual value when this bit changes from low to high and resume counting from this value when the bit changes to a low value again.

Bit 6~4    **CTnCK2~CTnCK0**: Select CTMn Counter clock  
 000:  $f_{SYS}/4$   
 001:  $f_{SYS}$   
 010:  $f_H/16$   
 011:  $f_H/64$   
 100:  $f_{SUB}$   
 101:  $f_{SUB}$   
 110: CTCKn rising edge clock  
 111: CTCKn falling edge clock

These three bits are used to select the clock source for the CTMn. The external pin clock source can be chosen to be active on the rising or falling edge. The clock source  $f_{SYS}$  is the system clock, while  $f_H$  and  $f_{SUB}$  are other internal clocks, the details of which can be found in the oscillator section.

Bit 3      **CTnON**: CTMn Counter On/Off Control  
 0: Off  
 1: On

This bit controls the overall on/off function of the CTM. Setting the bit high enables the counter to run, clearing the bit disables the CTM. Clearing this bit to zero will stop the counter from counting and turn off the CTM which will reduce its power consumption. When the bit changes state from low to high the internal counter value will be reset to zero, however when the bit changes from high to low, the internal counter will retain its residual value until the bit returns high again.

If the CTM is in the Compare Match Output Mode or the PWM Output Mode then the CTM output pin will be reset to its initial condition, as specified by the CTnOC bit, when the CTnON bit changes from low to high.

Bit 2~0 **CTnRP2~CTnRP0**: CTMn CCRP 3-bit register, compared with the CTMn Counter bit 9 ~ bit 7 Comparator P Match Period

000: 1024 CTMn clocks  
 001: 128 CTMn clocks  
 010: 256 CTMn clocks  
 011: 384 CTMn clocks  
 100: 512 CTMn clocks  
 101: 640 CTMn clocks  
 110: 768 CTMn clocks  
 111: 896 CTMn clocks

These three bits are used to setup the value on the internal CCRP 3-bit register, which are then compared with the internal counter's highest three bits. The result of this comparison can be selected to clear the internal counter if the CTnCCLR bit is set to zero. Setting the CTnCCLR bit to zero ensures that a compare match with the CCRP values will reset the internal counter. As the CCRP bits are only compared with the highest three counter bits, the compare values exist in 128 clock cycle multiples. Clearing all three bits to zero is in effect allowing the counter to overflow at its maximum value.

#### • CTMnC1 Register

Bit	7	6	5	4	3	2	1	0
Name	CTnM1	CTnM0	CTnIO1	CTnIO0	CTnOC	CTnPOL	CTnDPX	CTnCCLR
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 **CTnM1~CTnM0**: Select CTMn Operating Mode

00: Compare Match Output Mode  
 01: Undefined  
 10: PWM Output Mode  
 11: Timer/Counter Mode

These bits setup the required operating mode for the CTM. To ensure reliable operation the CTM should be switched off before any changes are made to the CTnM1 and CTnM0 bits. In the Timer/Counter Mode, the CTM output pin state is undefined.

Bit 5~4 **CTnIO1~CTnIO0**: Select CTMn external pin function

Compare Match Output Mode

00: No change  
 01: Output low  
 10: Output high  
 11: Toggle output

PWM Output Mode

00: PWM Output inactive state  
 01: PWM Output active state  
 10: PWM Output  
 11: Undefined

Timer/Counter Mode

Unused

These two bits are used to determine how the CTM external pin changes state when a certain condition is reached. The function that these bits select depends upon in which mode the CTM is running.

In the Compare Match Output Mode, the CTnIO1 and CTnIO0 bits determine how the CTM output pin changes state when a compare match occurs from the Comparator A. The CTM output pin can be setup to switch high, switch low or to toggle its present state when a compare match occurs from the Comparator A. When the bits are both zero, then no change will take place on the output. The initial value of the CTM output pin should be setup using the CTnOC bit in the CTMnC1 register. Note that the output level requested by the CTnIO1 and CTnIO0 bits must be different from the initial

value setup using the CTnOC bit otherwise no change will occur on the CTM output pin when a compare match occurs. After the CTM output pin changes state it can be reset to its initial level by changing the level of the CTnON bit from low to high.

In the PWM Output Mode, the CTnIO1 and CTnIO0 bits determine how the CTM output pin changes state when a certain compare match condition occurs. The PWM output function is modified by changing these two bits. It is necessary to only change the values of the CTnIO1 and CTnIO0 bits only after the CTM has been switched off. Unpredictable PWM outputs will occur if the CTnIO1 and CTnIO0 bits are changed when The CTM is running.

Bit 3 **CTnOC**: CTPn Output control bit

Compare Match Output Mode

0: Initial low

1: Initial high

PWM Output Mode

0: Active low

1: Active high

This is the output control bit for the CTM output pin. Its operation depends upon whether CTM is being used in the Compare Match Output Mode or in the PWM Output Mode. It has no effect if the CTM is in the Timer/Counter Mode. In the Compare Match Output Mode it determines the logic level of the CTM output pin before a compare match occurs. In the PWM Output Mode it determines if the PWM signal is active high or active low.

Bit 2 **CTnPOL**: CTPn Output polarity Control

0: Non-invert

1: Invert

This bit controls the polarity of the CTPn output pin. When the bit is set high the CTM output pin will be inverted and not inverted when the bit is zero. It has no effect if the CTM is in the Timer/Counter Mode.

Bit 1 **CTnDPX**: CTMn PWM period/duty Control

0: CCRP – period, CCRA – duty

1: CCRP – duty; CCRA – period

This bit determines which of the CCRA and CCRP registers are used for period and duty control of the PWM waveform.

Bit 0 **CTnCCLR**: Select CTMn Counter clear condition

0: CTMn Comparator P match

1: CTMn Comparator A match

This bit is used to select the method which clears the counter. Remember that the Compact TM contains two comparators, Comparator A and Comparator P, either of which can be selected to clear the internal counter. With the CTnCCLR bit set high, the counter will be cleared when a compare match occurs from the Comparator A. When the bit is low, the counter will be cleared when a compare match occurs from the Comparator P or with a counter overflow. A counter overflow clearing method can only be implemented if the CCRP bits are all cleared to zero. The CTnCCLR bit is not used in the PWM Output Mode.

• **CTMnDL Register**

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R	R	R	R	R	R	R	R
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D7~D0**: CTMn Counter Low Byte Register bit 7 ~ bit 0

CTMn 10-bit Counter bit 7 ~ bit 0

• **CTMnDH Register**

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	—	—	—	D9	D8
R/W	—	—	—	—	—	—	R	R
POR	—	—	—	—	—	—	0	0

Bit 7~2 Unimplemented, read as “0”

Bit 1~0 **D9~D8**: CTMn Counter High Byte Register bit 1 ~ bit 0  
CTMn 10-bit Counter bit 9 ~ bit 8

• **CTMnAL Register**

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D7~D0**: CTMn CCRA Low Byte Register bit 7 ~ bit 0  
CTMn 10-bit CCRA bit 7 ~ bit 0

• **CTMnAH Register**

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	—	—	—	D9	D8
R/W	—	—	—	—	—	—	R/W	R/W
POR	—	—	—	—	—	—	0	0

Bit 7~2 Unimplemented, read as “0”

Bit 1~0 **D9~D8**: CTMn CCRA High Byte Register bit 1 ~ bit 0  
CTMn 10-bit CCRA bit 9 ~ bit 8

## Compact Type TM Operating Modes

The Compact Type TM can operate in one of three operating modes, Compare Match Output Mode, PWM Output Mode or Timer/Counter Mode. The operating mode is selected using the CTnM1 and CTnM0 bits in the CTMnC1 register.


### Compare Match Output Mode

To select this mode, bits CTnM1 and CTnM0 in the CTMnC1 register, should be set to 00 respectively. In this mode once the counter is enabled and running it can be cleared by three methods. These are a counter overflow, a compare match from Comparator A and a compare match from Comparator P. When the CTnCCLR bit is low, there are two ways in which the counter can be cleared. One is when a compare match occurs from Comparator P, the other is when the CCRP bits are all zero which allows the counter to overflow. Here both CTMnAF and CTMnPF interrupt request flags for the Comparator A and Comparator P respectively, will both be generated.


If the CTnCCLR bit in the CTMnC1 register is high then the counter will be cleared when a compare match occurs from Comparator A. However, here only the CTMnAF interrupt request flag will be generated even if the value of the CCRP bits is less than that of the CCRA registers. Therefore when CTnCCLR is high no CTMnPF interrupt request flag will be generated. If the CCRA bits are all zero, the counter will overflow when it reaches its maximum 10-bit, 3FF Hex, value, however here the CTMnAF interrupt request flag will not be generated.

As the name of the mode suggests, after a comparison is made, the CTM output pin will change state. The CTM output pin condition however only changes state when a CTMnAF interrupt request flag is generated after a compare match occurs from Comparator A. The CTMnPF interrupt request

flag, generated from a compare match occurs from Comparator P, will have no effect on the CTM output pin. The way in which the CTM output pin changes state are determined by the condition of the CTnIO1 and CTnIO0 bits in the CTMnC1 register. The CTM output pin can be selected using the CTnIO1 and CTnIO0 bits to go high, to go low or to toggle from its present condition when a compare match occurs from Comparator A. The initial condition of the CTM output pin, which is setup after the CTnON bit changes from low to high, is setup using the CTnOC bit. Note that if the CTnIO1 and CTnIO0 bits are zero then no pin change will take place.



- Note: 1. With CTnCCR=0, a Comparator P match will clear the counter  
 2. The CTM output pin is controlled only by the CTMnAF flag  
 3. The output pin reset to initial state by a CTnON bit rising edge



- Note: 1. With CTnCCR=1, a Comparator A match will clear the counter
2. The CTMn output pin is controlled only by the CTMnAF flag
3. The output pin reset to initial state by a CTnON bit rising edge
4. The CTMnPF flag is not generated when CTnCCR=1

**Timer/Counter Mode**

To select this mode, bits CTnM1 and CTnM0 in the CTMnC1 register should be set to 11 respectively. The Timer/Counter Mode operates in an identical way to the Compare Match Output Mode generating the same interrupt flags. The exception is that in the Timer/Counter Mode the CTMn output pin is not used. Therefore the above description and Timing Diagrams for the Compare Match Output Mode can be used to understand its function.

**PWM Output Mode**

To select this mode, bits CTnM1 and CTnM0 in the CTMnC1 register should be set to 10 respectively. The PWM function within the CTMn is useful for applications which require functions such as motor control, heating control, illumination control etc. By providing a signal of fixed frequency but of varying duty cycle on the CTM output pin, a square wave AC waveform can be generated with varying equivalent DC RMS values.

As both the period and duty cycle of the PWM waveform can be controlled, the choice of generated waveform is extremely flexible. In the PWM Output Mode, the CTnCCLR bit has no effect on the PWM operation. Both of the CCRA and CCRP registers are used to generate the PWM waveform, one register is used to clear the internal counter and thus control the PWM waveform frequency, while the other one is used to control the duty cycle. Which register is used to control either frequency or duty cycle is determined using the CTnDPX bit in the CTMnC1 register. The PWM waveform frequency and duty cycle can therefore be controlled by the values in the CCRA and CCRP registers.

An interrupt flag, one for each of the CCRA and CCRP, will be generated when a compare match occurs from either Comparator A or Comparator P. The CTnOC bit in the CTMnC1 register is used to select the required polarity of the PWM waveform while the two CTnIO1 and CTnIO0 bits are used to enable the PWM output or to force the CTM output pin to a fixed high or low level. The CTnPOL bit is used to reverse the polarity of the PWM output waveform.

• **10-bit CTM, PWM Output Mode, Edge-aligned Mode, CTnDPX=0**

CCRP	001b	010b	011b	100b	101b	110b	111b	000b
Period	128	256	384	512	640	768	896	1024
Duty	CCRA							

If  $f_{SYS}=16\text{MHz}$ , CTM clock source is  $f_{SYS}/4$ , CCRP=100b, CCRA =128,


The CTM PWM output frequency= $(f_{SYS}/4)/512=f_{SYS}/2048=8\text{kHz}$ , duty=128/512=25%.

If the Duty value defined by the CCRA register is equal to or greater than the Period value, then the PWM output duty is 100%.


• **10-bit CTM, PWM Output Mode, Edge-aligned Mode, CTnDPX=1**

CCRP	001b	010b	011b	100b	101b	110b	111b	000b
Period	CCRA							
Duty	128	256	384	512	640	768	896	1024

The PWM output period is determined by the CCRA register value together with the CTM clock while the PWM duty cycle is defined by the CCRP register value.




- Note: 1. CTnDPX=0 – Counter cleared by CCRP  
 2. A counter clear sets the PWM Period  
 3. The internal PWM function continues running even when CTnIO[1:0]=00 or 01  
 4. The CTnCCLR bit has no influence on PWM operation



- Note: 1. CTnDPX=1 – Counter cleared by CCRA  
 2. A counter clear sets the PWM Period  
 3. The internal PWM function continues even when CTnIO[1:0]=00 or 01  
 4. The CTnCCLR bit has no influence on PWM operation

## Periodic Type TM – PTM

The Periodic Type TM contains five operating modes, which are Compare Match Output, Timer/Event Counter, Capture Input, Single Pulse Output and PWM Output modes.



Note: The PTM external pins are pin-shared with other functions, therefore before using the PTM function, ensure that the pin-shared function registers have been set properly to enable the PTM pin function. The PTPI pin, if used, must also be set as an input by setting the corresponding bits in the port control register.

**Periodic Type TM Block Diagram**

### Periodic TM Operation

The Periodic Type TM core is a 10-bit count-up counter which is driven by a user selectable internal clock source. There are also two internal comparators with the names, Comparator A and Comparator P. These comparators will compare the value in the counter with CCRP and CCRA registers. The CCRP comparator is 10-bit wide.

The only way of changing the value of the 10-bit counter using the application program, is to clear the counter by changing the PTON bit from low to high. The counter will also be cleared automatically by a counter overflow or a compare match with one of its associated comparators. When these conditions occur, a PTM interrupt signal will also usually be generated. The Periodic Type TM can operate in a number of different operational modes, can be driven by different clock sources and can also control output pin. All operating setup conditions are selected using relevant internal registers.

### Periodic Type TM Register Description

Overall operation of the Periodic Type TM is controlled using a series of registers. A read only register pair exists to store the internal counter 10-bit value, while two read/write register pairs exist to store the internal 10-bit CCRA value and CCRP value. The remaining two registers are control registers which setup the different operating and control modes.

Register Name	Bit							
	7	6	5	4	3	2	1	0
PTMC0	PTPAU	PTCK2	PTCK1	PTCK0	PTON	—	—	—
PTMC1	PTM1	PTM0	PTIO1	PTIO0	PTOC	PTPOL	PTCAPTS	PTCCLR
PTMDL	D7	D6	D5	D4	D3	D2	D1	D0
PTMDH	—	—	—	—	—	—	D9	D8
PTMAL	D7	D6	D5	D4	D3	D2	D1	D0
PTMAH	—	—	—	—	—	—	D9	D8
PTMRPL	D7	D6	D5	D4	D3	D2	D1	D0
PTMRPH	—	—	—	—	—	—	D9	D8

**10-bit Periodic TM Register List**

• **PTMC0 Register**

Bit	7	6	5	4	3	2	1	0
Name	PTPAU	PTCK2	PTCK1	PTCK0	PTON	—	—	—
R/W	R/W	R/W	R/W	R/W	R/W	—	—	—
POR	0	0	0	0	0	—	—	—

Bit 7 **PTPAU**: PTM Counter Pause Control

0: Run  
1: Pause

The counter can be paused by setting this bit high. Clearing the bit to zero restores normal counter operation. When in a Pause condition the PTM will remain powered up and continue to consume power. The counter will retain its residual value when this bit changes from low to high and resume counting from this value when the bit changes to a low value again.

Bit 6~4 **PTCK2~PTCK0**: Select PTM Counter clock

000:  $f_{SYS}/4$   
001:  $f_{SYS}$   
010:  $f_H/16$   
011:  $f_H/64$   
100:  $f_{SUB}$   
101:  $f_{SUB}$   
110: Undefined, cannot be selected  
111: Undefined, cannot be selected

These three bits are used to select the clock source for the PTM. The clock source  $f_{SYS}$  is the system clock, while  $f_H$  and  $f_{SUB}$  are other internal clocks, the details of which can be found in the oscillator section.

Bit 3 **PTON**: PTM Counter On/Off Control

0: Off  
1: On

This bit controls the overall on/off function of the PTM. Setting the bit high enables the counter to run, clearing the bit disables the PTM. Clearing this bit to zero will stop the counter from counting and turn off the PTM which will reduce its power consumption. When the bit changes state from low to high the internal counter value will be reset to zero, however when the bit changes from high to low, the internal counter will retain its residual value until the bit returns high again.

If the PTM is in the Compare Match Output Mode, PWM Output Mode or Single Pulse Output Mode then the PTM output pin will be reset to its initial condition, as specified by the PTOC bit, when the PTON bit changes from low to high.

Bit 2~0 Unimplemented, read as “0”

• **PTMC1 Register**

Bit	7	6	5	4	3	2	1	0
Name	PTM1	PTM0	PTIO1	PTIO0	PTOC	PTPOL	PTCAPTS	PTCCLR
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 **PTM1~PTM0**: Select PTM Operating Mode  
 00: Compare Match Output Mode  
 01: Capture Input Mode  
 10: PWM Output Mode or Single Pulse Output Mode  
 11: Timer/Counter Mode

These bits setup the required operating mode for the PTM. To ensure reliable operation the PTM should be switched off before any changes are made to the PTM1 and PTM0 bits. In the Timer/Counter Mode, the PTM output pin state is undefined.

Bit 5~4 **PTIO1~PTIO0**: Select PTM external pin function  
 Compare Match Output Mode  
 00: No change  
 01: Output low  
 10: Output high  
 11: Toggle output  
 PWM Output Mode /Single Pulse Output Mode  
 00: PWM Output inactive state  
 01: PWM Output active state  
 10: PWM output  
 11: Single pulse output  
 Capture Input Mode  
 00: Input capture at rising edge of PTPI  
 01: Input capture at falling edge of PTPI  
 10: Input capture at falling/rising edge of PTPI  
 11: Input capture disabled  
 Timer/Counter Mode  
 Unused

These two bits are used to determine how the PTM external pin changes state when a certain condition is reached. The function that these bits select depends upon in which mode the PTM is running.

In the Compare Match Output Mode, the PTIO1 and PTIO0 bits determine how the PTM output pin changes state when a compare match occurs from the Comparator A. The PTM output pin can be setup to switch high, switch low or to toggle its present state when a compare match occurs from the Comparator A. When the bits are both zero, then no change will take place on the output. The initial value of the PTM output pin should be setup using the PTOC bit in the PTMC1 register. Note that the output level requested by the PTIO1 and PTIO0 bits must be different from the initial value setup using the PTOC bit otherwise no change will occur on the PTM output pin when a compare match occurs. After the PTM output pin changes state, it can be reset to its initial level by changing the level of the PTON bit from low to high.

In the PWM Output Mode, the PTIO1 and PTIO0 bits determine how the PTM output pin changes state when a certain compare match condition occurs. The PWM output function is modified by changing these two bits. It is necessary to only change the values of the PTIO1 and PTIO0 bits only after the TM has been switched off. Unpredictable PWM outputs will occur if the PTIO1 and PTIO0 bits are changed when the PTM is running.

- Bit 3**      **PTOC:** PTM PTP Output control bit  
 Compare Match Output Mode  
     0: Initial low  
     1: Initial high  
 PWM Output Mode /Single Pulse Output Mode  
     0: Active low  
     1: Active high
- This is the output control bit for the PTP output pin. Its operation depends upon whether PTM is being used in the Compare Match Output Mode or in the PWM Output Mode /Single Pulse Output Mode.
- It has no effect if the PTM is in the Timer/Counter Mode. In the Compare Match Output Mode it determines the logic level of the PTM output pin before a compare match occurs. In the PWM Output Mode it determines if the PWM signal is active high or active low. In the Single Pulse Output Mode it determines the logic level of the PTM output pin when the PTON bit changes from low to high.
- Bit 2**      **PTPOL:** PTP Output polarity Control  
     0: Non-invert  
     1: Invert
- This bit controls the polarity of the PTP output pin. When the bit is set high the PTM output pin will be inverted and not inverted when the bit is zero. It has no effect if the PTM is in the Timer/Counter Mode.
- Bit 1**      **PTCAPTS:** PTM Capture Trigger Source Selection  
     0: From PTPI pin  
     1: Undefined, cannot be selected
- Bit 0**      **PTCCLR:** Select PTM Counter clear condition  
     0: PTM Comparator P match  
     1: PTM Comparator A match
- This bit is used to select the method which clears the counter. Remember that the Periodic TM contains two comparators, Comparator A and Comparator P, either of which can be selected to clear the internal counter. With the PTCCLR bit set high, the counter will be cleared when a compare match occurs from the Comparator A. When the bit is low, the counter will be cleared when a compare match occurs from the Comparator P or with a counter overflow. A counter overflow clearing method can only be implemented if the CCRP bits are all cleared to zero. The PTCCLR bit is not used in the PWM Output Mode, Single Pulse or Capture Input Mode.

• **PTMDL Register**

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R	R	R	R	R	R	R	R
POR	0	0	0	0	0	0	0	0

Bit 7~0      **D7~D0:** PTM Counter Low Byte Register bit 7 ~ bit 0  
 PTM 10-bit Counter bit 7 ~ bit 0

• **PTMDH Register**

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	—	—	—	D9	D8
R/W	—	—	—	—	—	—	R	R
POR	—	—	—	—	—	—	0	0

Bit 7~2      Unimplemented, read as “0”  
 Bit 1~0      **D9~D8:** PTM Counter High Byte Register bit 1 ~ bit 0  
 PTM 10-bit Counter bit 9 ~ bit 8

• **PTMAL Register**

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0      **D7~D0**: PTM CCRA Low Byte Register bit 7 ~ bit 0  
 PTM 10-bit CCRA bit 7 ~ bit 0

• **PTMAH Register**

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	—	—	—	D9	D8
R/W	—	—	—	—	—	—	R/W	R/W
POR	—	—	—	—	—	—	0	0

Bit 7~2      Unimplemented, read as “0”  
 Bit 1~0      **D9~D8**: PTM CCRA High Byte Register bit 1 ~ bit 0  
 PTM 10-bit CCRA bit 9 ~ bit 8

• **PTMRPL Register**

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0      **D7~D0**: PTM CCRP Low Byte Register bit 7 ~ bit 0  
 PTM 10-bit CCRP bit 7 ~ bit 0

• **PTMRPH Register**

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	—	—	—	D9	D8
R/W	—	—	—	—	—	—	R/W	R/W
POR	—	—	—	—	—	—	0	0

Bit 7~2      Unimplemented, read as “0”  
 Bit 1~0      **D9~D8**: PTM CCRP High Byte Register bit 1 ~ bit 0  
 PTM 10-bit CCRP bit 9 ~ bit 8

## Periodic Type TM Operating Modes

The Periodic Type TM can operate in one of five operating modes, Compare Match Output Mode, PWM Output Mode, Single Pulse Output Mode, Capture Input Mode or Timer/Counter Mode. The operating mode is selected using the PTM1 and PTM0 bits in the PTMC1 register.


### Compare Match Output Mode

To select this mode, bits PTM1 and PTM0 in the PTMC1 register, should be set to 00 respectively. In this mode once the counter is enabled and running it can be cleared by three methods. These are a counter overflow, a compare match from Comparator A and a compare match from Comparator P. When the PTCCLR bit is low, there are two ways in which the counter can be cleared. One is when a compare match from Comparator P, the other is when the CCRP bits are all zero which allows the counter to overflow. Here both PTMAF and PTMPF interrupt request flags for Comparator A and Comparator P respectively, will both be generated.

If the PTCCLR bit in the PTMC1 register is high then the counter will be cleared when a compare match occurs from Comparator A. However, here only the PTMAF interrupt request flag will be generated even if the value of the CCRP bits is less than that of the CCRA registers. Therefore when PTCCLR is high no PTMPF interrupt request flag will be generated. In the Compare Match Output Mode, the CCRA cannot be cleared to zero.


If the CCRA bits are all zero, the counter will overflow when it reaches its maximum 10-bit, 3FF Hex, value, however here the PTMAF interrupt request flag will not be generated.

As the name of the mode suggests, after a comparison is made, the PTM output pin, will change state. The PTM output pin condition however only changes state when a PTMAF interrupt request flag is generated after a compare match occurs from Comparator A. The PTMPF interrupt request flag, generated from a compare match occurs from Comparator P, will have no effect on the PTM output pin. The way in which the PTM output pin changes state are determined by the condition of the PTIO1 and PTIO0 bits in the PTMC1 register. The PTM output pin can be selected using the PTIO1 and PTIO0 bits to go high, to go low or to toggle from its present condition when a compare match occurs from Comparator A. The initial condition of the PTM output pin, which is setup after the PTON bit changes from low to high, is setup using the PTOC bit. Note that if the PTIO1 and PTIO0 bits are zero then no pin change will take place.



**Compare Match Output Mode – PTCCLR=0**

- Note: 1. With PTCCLR=0 a Comparator P match will clear the counter  
 2. The PTM output pin is controlled only by the PTMAF flag  
 3. The output pin is reset to its initial state by a PTON bit rising edge



- Note: 1. With PTCCLR=1 a Comparator A match will clear the counter  
 2. The PTM output pin is controlled only by the PTMAF flag  
 3. The output pin is reset to its initial state by a PTON bit rising edge  
 4. A PTMPF flag is not generated when PTCCLR=1

**Timer/Counter Mode**

To select this mode, bits PTM1 and PTM0 in the PTMC1 register should be set to 11 respectively. The Timer/Counter Mode operates in an identical way to the Compare Match Output Mode generating the same interrupt flags. The exception is that in the Timer/Counter Mode the TM output pin is not used. Therefore the above description and Timing Diagrams for the Compare Match Output Mode can be used to understand its function.

As the TM output pin is not used in this mode, the pin can be used as a normal I/O pin or other pin-shared function.

**PWM Output Mode**

To select this mode, bits PTM1 and PTM0 in the PTMC1 register should be set to 10 respectively. The PWM function within the PTM is useful for applications which require functions such as motor control, heating control, illumination control etc. By providing a signal of fixed frequency but of varying duty cycle on the PTM output pin, a square wave AC waveform can be generated with varying equivalent DC RMS values.

As both the period and duty cycle of the PWM waveform can be controlled, the choice of generated waveform is extremely flexible. In the PWM Output Mode, the PTCCLR bit has no effect on the PWM operation. Both of the CCRA and CCRP registers are used to generate the PWM waveform, CCRP is used to clear the internal counter and thus control the PWM waveform frequency, while the CCRA is used to control the duty cycle. The PWM waveform frequency and duty cycle can therefore be controlled by the values in the CCRA and CCRP registers.

An interrupt flag, one for each of the CCRA and CCRP, will be generated when a compare match occurs from either Comparator A or Comparator P. The PTOC bit in the PTMC1 register is used to select the required polarity of the PWM waveform while the two PTIO1 and PTIO0 bits are used to enable the PWM output or to force the PTM output pin to a fixed high or low level. The PTPOL bit is used to reverse the polarity of the PWM output waveform.


**• 10-bit PTM, PWM Output Mode, Edge-aligned Mode**

CCRP	1~1023	0
Period	1~1023	1024
Duty	CCRA	

If  $f_{SYS}=16\text{MHz}$ , PTM clock source select  $f_{SYS}/4$ , CCRP=512 and CCRA=128,

The PTM PWM output frequency= $(f_{SYS}/4)/512=f_{SYS}/2048=8\text{kHz}$ , duty=128/512=25%.

If the Duty value defined by the CCRA register is equal to or greater than the Period value, then the PWM output duty is 100%.




- Note:
1. Counter cleared by CCRP
  2. A counter clear sets the PWM Period
  3. The internal PWM function continues running even when PTIO[1:0]=00 or 01
  4. The PTCCLR bit has no influence on PWM operation


### Single Pulse Output Mode

To select this mode, bits PTM1 and PTM0 in the PTMC1 register should be set to 10 respectively and also the PTIO1 and PTIO0 bits should be set to 11 respectively. The Single Pulse Output Mode, as the name suggests, will generate a single shot pulse on the PTM output pin.

The trigger for the pulse output leading edge is a low to high transition of the PTON bit, which can be implemented using the application program. When the PTON bit transitions to a high level, the counter will start running and the pulse leading edge will be generated. The PTON bit should remain high when the pulse is in its active state. The generated pulse trailing edge will be generated when the PTON bit is cleared to zero, which can be implemented using the application program or when a compare match occurs from Comparator A.

However a compare match from Comparator A will also automatically clear the PTON bit and thus generate the Single Pulse output trailing edge. In this way the CCRA value can be used to control the pulse width. A compare match from Comparator A will also generate a PTM interrupt. The counter can only be reset back to zero when the PTON bit changes from low to high when the counter restarts. In the Single Pulse Mode CCRP is not used. The PTCCLR bit is not used in this Mode.






- Note:
1. Counter stopped by CCRA
  2. CCRP is not used
  3. The pulse is triggered by setting the PTON bit high
  4. In the Single Pulse Mode, PTIO[1:0] must be set to "11" and cannot be changed.

### Capture Input Mode

To select this mode bits PTM1 and PTM0 in the PTMC1 register should be set to 01 respectively. This mode enables external signals to capture and store the present value of the internal counter and can therefore be used for applications such as pulse width measurements. The external signal is supplied on the PTPI pin which is selected using the PTCAPTS bit in the PTMC1 register. The input pin active edge can be either a rising edge, a falling edge or both rising and falling edges; the active edge transition type is selected using the PTIO1 and PTIO0 bits in the PTMC1 register. The counter is started when the PTON bit changes from low to high which is initiated using the application program.

When the required edge transition appears on the PTPI pin the present value in the counter will be latched into the CCRA registers and a PTM interrupt generated. Irrespective of what events occur on the PTPI pin, the counter will continue to free run until the PTON bit changes from high to low. When a CCRP compare match occurs the counter will reset back to zero; in this way the CCRP value can be used to control the maximum counter value. When a CCRP compare match occurs from Comparator P, a PTM interrupt will also be generated. Counting the number of overflow interrupt signals from the CCRP can be a useful method in measuring long pulse widths. The PTIO1 and PTIO0 bits can select the active trigger edge on the PTPI pin to be a rising edge, falling edge or both edge types. If the PTIO1 and PTIO0 bits are both set high, then no capture operation will take place irrespective of what happens on the PTPI pin, however it must be noted that the counter will continue to run. The PTCCLR, PTOC and PTPOL bits are not used in this Mode.




**Capture Input Mode**

- Note: 1. PTM[1:0]=01 and active edge set by the PTIO[1:0] bits  
 2. A PTM Capture input pin active edge transfers the counter value to CCRA  
 3. PTCCCLR bit not used  
 4. No output function – PTOC and PTPOL bits are not used  
 5. CCRP determines the counter value and the counter has a maximum count value when CCRP is equal to zero.

## Complementary PWM Generator

The device contains a multi feature fully integrated PWM Generator which has complementary outputs for maximum application flexibility. A multiple function protection mechanism is also provided. When an over current or phase error event occurs, the PWM switching can be shut off immediately. A 10-bit timer is provided for counter/timer and input capture operations.



**PWM Generator and Phase Protection Block Diagram**

### PWM Register Description

Overall PWM operation and phase detection, protection and the 10-bit TMC operations are controlled by a series of registers as listed in the following table.

Register Name	Bit							
	7	6	5	4	3	2	1	0
PWMC0	MSS1	MSS0	PWMCK1	PWMCK0	—	ATMPC	DTE	PWMON
PWMC1	FPWMCLF	PWMOFFC	PHASESS	CXS	PMAXPTE	PMINPTE	MSD1	MSD0
PWMC2	NPFG	PHASEIC2	PHASEIC1	PHASEIC0	SPFG	—	—	—
ERSGC	—	—	—	—	ERSGC3	ERSGC2	ERSGC1	ERSGC0
PWMPL	D7	D6	D5	D4	D3	D2	D1	D0
PWMPH	—	—	—	—	D11	D10	D9	D8
PWMDL	D7	D6	D5	D4	D3	D2	D1	D0
PWMDH	—	—	—	—	D11	D10	D9	D8
PWMRL	D7	D6	D5	D4	D3	D2	D1	D0
PWMRH	—	—	—	—	D11	D10	D9	D8
DT0L	D7	D6	D5	D4	D3	D2	D1	D0
DT0H	—	—	—	—	D11	D10	D9	D8
DT1L	D7	D6	D5	D4	D3	D2	D1	D0
DT1H	—	—	—	—	D11	D10	D9	D8
PLC	—	—	—	—	—	—	PABC	PATC
PWMMAXPL	D7	D6	D5	D4	D3	D2	D1	D0
PWMMAXPH	—	—	—	—	D11	D10	D9	D8
PWMMINPL	D7	D6	D5	D4	D3	D2	D1	D0
PWMMINPH	—	—	—	—	D11	D10	D9	D8
DECPWMP	D7	D6	D5	D4	D3	D2	D1	D0
TMCC0	—	TMCCCK2	TMCCCK1	TMCCCK0	TMCON	STC2	STC1	STC0
TMCC1	TMCM1	TMCM0	TMCIO1	TMCIO0	—	—	—	—
TMCDL	D7	D6	D5	D4	D3	D2	D1	D0
TMCDH	—	—	—	—	—	—	D9	D8
TMCCCRAL	D7	D6	D5	D4	D3	D2	D1	D0
TMCCCRAH	—	—	—	—	—	—	D9	D8
PPDSITA	D7	D6	D5	D4	D3	D2	D1	D0

**PWM Register List**

#### • PWMC0 Register

Bit	7	6	5	4	3	2	1	0
Name	MSS1	MSS0	PWMCK1	PWMCK0	—	ATMPC	DTE	PWMON
R/W	R/W	R/W	R/W	R/W	—	R/W	R/W	R/W
POR	0	0	0	0	—	0	0	0

Bit 7 **MSS1**: PWM1 output signal selection bit  
 0: Output PWM signal (PWM signal)  
 1: Output MSD1 (software signal)

Refer to the following table for the PWM output conditions under the PWMON/MSS1/MSS0 different settings.

Bit 6 **MSS0**: PWM0 output signal selection bit  
 0: Output PWM signal (PWM signal)  
 1: Output MSD0 (software signal)

The PWMON/MSS1/MSS0 bit settings and the corresponding PWM1/PWM0 outputs are shown in the following table:

PWMON	MSS1	MSS0	PWM1	PWM0
0	0	0	Floating	Floating
0	0	1	Floating	Floating
0	1	0	Floating	Floating
0	1	1	MSD1	MSD0
1	0	0	PWMC	PWM
1	0	1 <sup>Note</sup>	PWMC	PWM
1	1 <sup>Note</sup>	0	PWMC	PWM
1	1	1	MSD1	MSD0

Note: when one of the two PWM outputs is set to output PWM signal, then the other PWM output can not be the software signal and is forced to output the PWM signal by hardware regardless of the settings of its corresponding output signal selection bit (MSS1 or MSS0 bit).

Bit 5~4 **PWMCK1~PWMCK0**: Select PWM counter clock source

- 00:  $f_{PWM}$
- 01:  $f_{PWM}/2$
- 10:  $f_{PWM}/4$
- 11:  $f_{PWM}/8$

Bit 3 Unimplemented, read as “0”

Bit 2 **ATMPC**: Stop automatic period adjustment control

- 0: Disable
- 1: Enable

Note that when setting the ATMPC bit as 1, the automatic period adjustment function will be stopped. However whether the PWM will be turned off or not is determined by the PWMOFFC bit.

If the PMINPTE and ATMPC bits are both set high, the automatic period adjustment function will be disabled after a PWM auto-adjustment operation is finished.

Bit 1 **DTE**: Dead time enable bit

- 0: Disable
- 1: Enable

Bit 0 **PWMON**: PWM circuit on/off control

- 0: Off
- 1: On

This bit controls the on/off of the overall PWM circuit. Setting the bit high enables the counter to run, clearing the bit disables the PWM. Clearing this bit to zero will stop the counter from counting and turn off the PWM which will reduce its power consumption. When the bit changes state from low to high the internal counter value will be reset to zero, however when the bit changes from high to low, the internal counter will retain its residual value until the bit returns high again.

Note that when the PWMON, MSS1 and MSS0 bits are all zero, the PWM0 and PWM1 outputs are floating.

• **PWMC1 Register**

Bit	7	6	5	4	3	2	1	0
Name	FPWMCLF	PWMOFFC	PHASESS	CXS	PMAXPTE	PMINPTE	MSD1	MSD0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	1	0	0	0	0	0	0

Bit 7 **FPWMCLF**: PWM automatic turn-off flag

- 0: PWM not turned off automatically
- 1: PWM has been turned off automatically

The FPWMCLF bit can only be cleared and not set by the application program.

Bit 6 **PWMOFFC**: PWM automatical turn-off function control

0: Disable, PWM cannot be turned off automatically

1: Enable, PWM is turned off automatically

When the ERSGINT="0", the PWM automatic turn-off function cannot be triggered.

When ERSGINT="1", if the PMINPTE bit is "0", the hardware will set the PWMOFFC as 1 automatically and then the PWM automatic turn-off function will be triggered. If the PMINPTE bit is "1", the PWMOFFC bit can be configured by users to disable or enable the PWM automatical turn-off function.

The control relationships are shown in the following table.

ERSGINT Signal	PMINPTE Bit	PWMOFFC Bit	Description
0	x	x	PWM will not be turned off automatically
1	0	1 (By hardware)	PWM is turned off automatically
1	1	0	PWM will not be turned off automatically
1	1	1	PWM is turned off automatically

"x" means "Don't care"

Bit 5 **PHASESS**: Select Phase 0 or Phase 1 to detect

0: Phase0

1: Phase1

Bit 4 **CXS**: Select the TMCKCO signal

0: OVP0INT signal

1: OVP1INT signal

Bit 3 **PMAXPTE**: PWMP maximum value limit control

0: No limit on the PWMP value

1: PWMP Maximum=PWMMAXP

Note that when the PMAXPTE bit is "0", the data written into the PWMP will not be limited by the PWMMAXP value. When the PMAXPTE bit is "1", the data written into the PWMP will be limited to within the PWMMAXP value. If the value is greater than PWMMAXP, the data cannot be written into the PWMP. But if a value greater than the PWMMAXP has been written into the PWMP before changing the PMAXPTE from low to high and no write action to the PWMP when the bit is 1, the PWMP value will not be changed by the hardware.

The following table gives an example:

Step	PMAXPTE	PWMMAXP	PWMP (to Write)	PWMP (Actual Result)
1	0	1000	500	500
2	0	1000	1024	1024
3	1	1000	—	1024
4	1	1000	1010	1024
5	1	1000	980	980
6	1	1000	1010	980

Note that when the PWMP is under auto-adjustment and if the PMAXPTE bit is 1, the PWMP - DECPWMP value is greater than the PWMMAXP but PWMP - DECPWMP still can be written into the PWMP.

Bit 2 **PMINPTE**: PWMP auto-adjustment function enable control

0: Disable

1: Enable

Note: When the ERSGINT signal is "1" while the PMINPTE bit is "0", the PWMP will not enter the auto-adjustment process. If the ERSGINT signal is "1" and the PMINPTE bit is "1", the PWMP auto-adjustment process starts. During each PWM period cycle the PWMP and PWMD will be adjusted. If  $PWMP - DECPWMP \geq PWMMINP$ , the value of  $PWMP - DECPWMP$  will be written into the PWMP

together with the value of  $PWMD - DECPWMP/2$  written into the PWMD. Repeat the operations following this rule until  $PWMP - DECPWMP < PWMMINP$ , then the value of  $PWMP - DECPWMP$  will not be written into PWMP and the adjustment will be finished. The following table gives an example.

Step	ERSGINT signal	PMINPTE	PWMMINP	DECPWMP	PWMP	PWMD
1	0	0	400	30	499	249
2	0	1	400	30	499	249
3	1	0	400	30	499	249
4	1	1	400	30	469	234
5	1	1	400	30	439	219
6	1	1	400	30	409	204
7	1	1	400	30	409	204

Note: 1. If  $DECPWMP/2$  is not integral, discard the decimal.

2. When the PWMP is under auto-adjustment, the PWMP, PWMMINP, DECPWMP and PWMD register can be changed by hardware only, the software cannot change them.

Bit 1 **MSD1**: PWM1 Mask Data bit

0: Logic 0

1: Logic 1

Note that when both the MSS0 and MSS1 bits are 1, the PWM0 and PWM1 may output the corresponding MSD0 and MSD1 software signals simultaneously. However it should be noted that the PWM0 and PWM1 cannot output 1 simultaneously, otherwise they will be forced to output 0 simultaneously.

Bit 0 **MSD0**: PWM0 Mask Data bit

0: Logic 0

1: Logic 1

Note that when both the MSS0 and MSS1 bits are 1, the PWM0 and PWM1 may output the corresponding MSD0 and MSD1 software signals simultaneously. However it should be noted that the PWM0 and PWM1 cannot output 1 simultaneously, otherwise they will be forced to output 0 simultaneously.

#### • PWMC2 Register

Bit	7	6	5	4	3	2	1	0
Name	NPFG	PHASEIC2	PHASEIC1	PHASEIC0	SPFG	—	—	—
R/W	R/W	R/W	R/W	R/W	R/W	—	—	—
POR	0	0	0	0	0	—	—	—

Bit 7 **NPFG**: No Phase Flag

0: Phase width is detected

1: No phase width is detected

The NPFG bit can only be cleared and not set by the application program.

Bit 6~4 **PHASEIC2~PHASEIC0**: Phase detection & phase protect detection enable control

000: After the PWMON bit changes to 1, do not wait before starting phase detection

001: After the PWMON bit changes to 1, wait for 1 PWM clock before starting phase detection

010: After the PWMON bit changes to 1, wait for 2 PWM clocks before starting phase detection

011: After the PWMON bit changes to 1, wait for 3 PWM clocks before starting phase detection

100: After the PWMON bit changes to 1, wait for 4 PWM clocks before starting phase detection

101: After the PWMON bit changes to 1, wait for 5 PWM clocks before starting phase detection

110: After the PWMON bit changes to 1, wait for 6 PWM clocks before starting phase detection

111: After the PWMON bit changes to 1, wait for 7 PWM clocks before starting phase detection

When the PWMON bit changes from 0 to 1, the PWM clock counting will start. When the counter value is equal to the preset PWM clock number, the counter stops counting and the phase detection starts. The count value will not be cleared until the PWMON bit changes to 0 again.

Bit 3 **SPFG**: Small Phase Flag  
0: Phase width > PPDSITA setting value  
1: Phase width < PPDSITA setting value

The SPFG bit can only be cleared and not set by the application program.

Bit 2~0 Unimplemented, read as “0”

• **ERSGC Register**

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	—	ERSGC3	ERSGC2	ERSGC1	ERSGC0
R/W	—	—	—	—	R/W	R/W	R/W	R/W
POR	—	—	—	—	0	0	0	0

Bit 7~4 Unimplemented, read as “0”

Bit 3 **ERSGC3**: PHASEP interrupt signal to trigger PWM automatic turn-off circuit enable control  
0: Disable  
1: Enable

Bit 2 **ERSGC2**: OVP4INT signal to trigger PWM automatic turn-off circuit enable control  
0: Disable  
1: Enable

Bit1 **ERSGC1**: OVP3INT signal to trigger PWM automatic turn-off circuit enable control  
0: Disable  
1: Enable

Bit 0 **ERSGC0**: OVP2INT signal to trigger PWM automatic turn-off circuit enable control  
0: Disable  
1: Enable

• **PWMPH Register**

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D7~D0**: 12-bit PWM period Buffer register low byte  
PWM 12-bit PWMP bit 7 ~ bit 0

• **PWMPH Register**

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	—	D11	D10	D9	D8
R/W	—	—	—	—	R/W	R/W	R/W	R/W
POR	—	—	—	—	0	0	0	0

Bit 7~ 4 Unimplemented, read as “0”

Bit 3~0 **D11~D8**: 12-bit PWM period Buffer register high byte  
PWM 12-bit PWMP bit 11 ~ bit 8  
PWM period=(PWMP[11:0] + 1)

• **PWMDL Register**

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D7~D0**: 12-bit PWM duty Buffer register low byte  
PWM 12-bit PWMD bit 7 ~ bit 0

• **PWMDH Register**

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	—	D11	D10	D9	D8
R/W	—	—	—	—	R/W	R/W	R/W	R/W
POR	—	—	—	—	0	0	0	0

Bit 7~4 Unimplemented, read as “0”  
Bit 3~0 **D11~D8**: 12-bit PWM duty Buffer register high byte  
PWM 12-bit PWMD bit 11 ~ bit 8  
The PWMD value should meet the condition:  $1 \leq \text{PWMD} \leq (\text{PWMP}-1)$   
PWM duty=(PWMD[11:0] + 1)

• **PWMRL Register**

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R	R	R	R	R	R	R	R
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D7~D0**: 12-bit PWM counter low byte register  
PWM 12-bit PWPR bit 7 ~ bit 0

• **PWMRH Register**

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	—	D11	D10	D9	D8
R/W	—	—	—	—	R	R	R	R
POR	—	—	—	—	0	0	0	0

Bit 7~4 Unimplemented, read as “0”  
Bit 3~0 **D11~D8**: 12-bit PWM counter high byte register  
PWM 12-bit PWMR bit 11 ~ bit 8

• **DT0L Register**

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D7~D0**: 12-bit PWM0 Dead Time period Buffer register low byte  
PWM0 12-bit DT0 bit 7 ~ bit 0

• **DT0H Register**

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	—	D11	D10	D9	D8
R/W	—	—	—	—	R/W	R/W	R/W	R/W
POR	—	—	—	—	0	0	0	0

Bit 7~4 Unimplemented, read as “0”

Bit 3~0 **D11~D8**: 12-bit PWM0 Dead Time period Buffer register high byte  
 PWM0 12-bit DT0 bit 11 ~ bit 8  
 $PWM0\ Dead\ Time = (DT0[11:0] + 1) / f_{PWM}$

• **DT1L Register**

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D7~D0**: 12-bit PWM1 Dead Time period Buffer register low byte  
 PWM1 12-bit DT1 bit 7 ~ bit 0

• **DT1H Register**

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	—	D11	D10	D9	D8
R/W	—	—	—	—	R/W	R/W	R/W	R/W
POR	—	—	—	—	0	0	0	0

Bit 7~4 Unimplemented, read as “0”

Bit 3~0 **D11~D8**: 12-bit PWM1 Dead Time period Buffer register high byte  
 PWM1 12-bit DT1 bit 11 ~ bit 8  
 $PWM1\ Dead\ Time = (DT1[11:0] + 1) / f_{PWM}$

• **PLC Register**

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	—	—	—	PABC	PATC
R/W	—	—	—	—	—	—	R/W	R/W
POR	—	—	—	—	—	—	0	0

Bit 7~2 Unimplemented, read as “0”

Bit 1 **PABC**: PWM1 output polarity control  
 0: Non-invert  
 1: Invert

Bit 0 **PATC**: PWM0 output polarity control  
 0: Non-invert  
 1: Invert

• **PWMMAXPL Register**

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D7~D0**: 12-bit PWM MAX period low byte register  
 PWM 12-bit PWMMAXP bit 7 ~ bit 0

• PWMMAXPH Register

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	—	D11	D10	D9	D8
R/W	—	—	—	—	R/W	R/W	R/W	R/W
POR	—	—	—	—	0	0	0	0

Bit 7~4 Unimplemented, read as “0”

Bit 3~0 **D11~D8**: 12-bit PWM MAX period high byte register  
PWM 12-bit PWMMAXP bit 11 ~ bit 8

• PWMMINPL Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D7~D0**: 12-bit PWM MIN period low byte register  
PWM 12-bit PWMMINP bit 7 ~ bit 0

• PWMMINPH Register

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	—	D11	D10	D9	D8
R/W	—	—	—	—	R/W	R/W	R/W	R/W
POR	—	—	—	—	0	0	0	0

Bit 7~4 Unimplemented, read as “0”

Bit 3~0 **D11~D8**: 12-bit PWM MIN period high byte register  
PWM 12-bit PWMMINP bit 11 ~ bit 8

• DECPWMP Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D7~D0**: 8-bit Decrease PWM period register  
8-bit DECPWMP Register bit 7 ~ bit 0

• TMCC0 Register

Bit	7	6	5	4	3	2	1	0
Name	—	TMCCCK2	TMCCCK1	TMCCCK0	TMCON	STC2	STC1	STC0
R/W	—	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	—	0	0	0	0	0	0	0

Bit 7 Unimplemented, read as “0”

Bit 6~4 **TMCCCK2~TMCCCK0**: Select TMC counter clock source  
000:  $f_{SYS}/4$   
001:  $f_{SYS}$   
010:  $f_{H}/16$   
011:  $f_{H}/64$   
100:  $f_{SUB}$   
101:  $f_{SUB}$   
110: TMCCCK0 rising edge  
111: TMCCCK0 falling edge

These three bits are used to select the clock source for the Timer. The TMCKO clock source can be chosen to be active on the rising or falling edge. The clock source  $f_{SYS}$  is the system clock, while  $f_H$  and  $f_{SUB}$  are other internal clocks, the details of which can be found in the oscillator section.

Bit3 **TMCON**: TMC counter on/off control  
0: Off  
1: On

This bit controls the overall on/off function of the Timer. Setting the bit high enables the counter to run, clearing the bit disables the Timer. Clearing this bit to zero will stop the counter from counting and turn off the Timer which will reduce its power consumption. When the bit changes state from low to high the internal counter and the TMCCRA value will be reset to zero, however when the bit changes from high to low, the internal counter and TMCCRA will retain its residual value until the bit returns high again.

Bit2~0 **STC2~STC0**: Select STC timer clock period  
000:  $f_{PWM}/8192$   
001:  $f_{PWM}/16384$   
010:  $f_{PWM}/32768$   
011:  $f_{PWM}/65536$   
100:  $f_{PWM}/131072$   
101:  $f_{PWM}/262144$   
110:  $f_{PWM}/524288$   
111:  $f_{PWM}/1048576$

As the  $f_{PWM}$  frequency is 32MHz, these three bits will give period selections of around 0.25ms, 0.5ms, 1ms, 2ms, 4ms, 8ms, 16ms and 32ms. When the selected time has elapsed, the value of the 10-bit counter will be written into the TMCCRA register and the TMCAF flag will be set.

• **TMCC1 Register**

Bit	7	6	5	4	3	2	1	0
Name	TMCM1	TMCM0	TMCIO1	TMCIO0	—	—	—	—
R/W	R/W	R/W	R/W	R/W	—	—	—	—
POR	0	0	0	0	—	—	—	—

Bit 7~6 **TMCM1~TMCM0**: Select TMC operating mode  
0x: Capture Input Mode  
1x: Timer/Counter Mode

These two bits setup the 10-bit TMC operating mode, Capture Input Mode or Timer/Counter Mode.

Bit 5~4 **TMCIO1~TMCIO0**: Select the TMC function  
Capture input mode:  
00: Input capture at rising edge of PHASE  
01: Input capture at falling edge of PHASE  
10: Input capture at falling/rising edge of PHASE  
11: Input capture disabled

Timer/counter mode:  
Unused

Bit 3~0 Unimplemented, read as “0”

• **TMCDL Register**

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R	R	R	R	R	R	R	R
POR	0	0	0	0	0	0	0	0

Bit 7~0      **D7~D0**: TMC counter low byte register bit 7 ~ bit 0  
TMC 10-bit Counter bit 7 ~ bit 0

• **TMCDH Register**

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	—	—	—	D9	D8
R/W	—	—	—	—	—	—	R	R
POR	—	—	—	—	—	—	0	0

Bit 7~2      Unimplemented, read as “0”  
Bit 1~0      **D9~D8**: TMC counter high byte register bit 1 ~ bit 0  
TMC 10-bit Counter bit 9 ~ bit 8

• **TMCCRAL Register**

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R	R	R	R	R	R	R	R
POR	0	0	0	0	0	0	0	0

Bit 7~0      **D7~D0**: TMCCRA low byte register bit 7 ~ bit 0  
TMC 10-bit TMCCRA bit 7 ~ bit 0

• **TMCCRAH Register**

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	—	—	—	D9	D8
R/W	—	—	—	—	—	—	R	R
POR	—	—	—	—	—	—	0	0

Bit 7~2      Unimplemented, read as “0”  
Bit 1~0      **D9~D8**: TMCCRA high byte register bit 1 ~ bit 0  
TMC 10-bit TMCCRA bit 9 ~ bit 8

• **PPDSITA Register**

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0      **D7~D0**: Phase Protect Detect Sita register bit 7 ~ bit 0  
 $\Delta\text{time}=(\text{PPDSITA}[7:0]+1)/f_{\text{PWM}}$

**Functional Description**

The High Resolution PWM generator consists of one 12-bit counter circuit to generate the complementary PWM outputs. There are two sets of dead time generator circuits and an output polarity control circuit for the PWM0 and PWM1 output control. A protection mechanism is also provided to shut off the PWM generator when errors are detected.

Aimed at half-bridge induction cooker applications, zero current switch signal outputs, cookware detection and phase detection and width measurement, phase protection can also be implemented by using the device. The following will give descriptions of the circuit functions and how to use them.

**PWM Generator Circuit**


A 12-bit PWM counter together with a complement output circuit can be used to generate complementary PWM outputs. The PWMC is the complementary signal of the PWM. As both the period and duty cycle of the PWM waveform can be controlled, the choice of generated waveform is extremely flexible. Both of the PWMP and PWMD registers are used to generate the PWM waveform, the 12-bit PWMP is used to control the PWM waveform frequency while the 12-bit PWMD is used to control the duty cycle. The PWM waveform frequency and duty cycle can therefore be controlled by the values in the PWMP and PWMD registers.

The following is an example of the period and duty register settings.

If  $f_{PWM}=32\text{MHz}$ ,  $PWMP=511$ ,  $PWMD=127$ ,

The PWM period= $(PWMP+1)=512$ , duty= $(127+1)/512=25\%$

Note: In applications, the PWMD value should meet the condition:  $1 \leq PWMD \leq (PWMP-1)$   
 An interrupt flag, one for each of the PWMD and PWMP, will be generated when either a PWMD or PWMP compare match occurs.



If the PWMP, PWMD, DT0 and DT1 register value are changed by the software, the hardware will update these register values when the PWMR counter is zero.

**Dead Time Insertion Function**

During the transition of the external driving transistors, there may be a short period when both the top and bottom sides are simultaneously on which will result in a momentary short circuit. To avoid this situation, two sets of 12-bit dead time insertion circuits are integrated in the device for PWM0 and PWM1 output control. The dead time should be configured with a range of 0μs~128μs. Their durations are determined by the DT0H & DT0L or DT1H & DT1L register pairs.


Dead time 0 for PWM0= $(DT0[11:0]+1)/f_{PWM}$

Dead time 1 for PWM1= $(DT1[11:0]+1)/f_{PWM}$

When the dead time insertion function is enabled – DTE=1:


- Each rising edge of the PWM0 output is delayed with a dead time which is controlled using the DT0 register pair.
- Each rising edge of the PWM1 output is delayed with a dead time which is controlled using the DT1 register pair.

The dead time insertion function which is enabled by the DTE bit can be used in half-bridge induction cooker control applications.



### Phase Detection and Protection Mechanism

Two groups of phase detection circuits, Phase Detector 0 and Phase Detector 1 are provided. The Phase detector 0 is to compare the PWM0 and OVP0INT signal phases and output the Phase 0 signal, while the Phase Detector 1 is to compare the PWM1 and OVP1INT signal phases and output the Phase 1 signal.



Taking the Phase Detector 0 as an example to illustrate the circuit function. When the OVP0INT signal (current signal) and the PWM0 signal (voltage signal) has no phase difference, the Phase 0 signal will remain at a constant zero level. In this case, the half-bridge provides the maximum output power. If the current signal phase lags the voltage signal, the Phase 0 outputs a high level. Use the Phase 0 width to calculate the phase difference between the two signals and then to adjust the output power. If the voltage signal phase lags the current signal, the phase 0 width cannot be detected and then a protection circuit will be triggered.

### Phase Protection Circuit

The phase protect detection 0 and phase protect detection 1 are provided to implement phase protection. If the Phase 0 or Phase 1 width is smaller than the PPDSITA setting value or equal to zero, the PHASESEP interrupt flag will be set which means that phase protection has occurred. If the ERSGC3 is set to 1, then the PWM automatical turn-off function will be triggered. When the Phase 0 or Phase 1 width is smaller than the PPDSITA setting value, the SPFG flag will be set high. When it is equal to zero, the NPF flag will be set high.

### PWM Automatic Turn-Off Circuit

Four trigger sources which are PHASESEP interrupt signal of the phase protect detection circuit output, OVP2INT, OVP3INT and OVP4INT signals can be used to trigger the PWM automatic turn-off circuit. When the ERSGC3~ERSGC0 bits are 1, and the corresponding signal is high, then the ERSG interrupt flag will be set.

### ERSGF=1 & PMINPTE=0

The PWMOFFC bit will be set high by the hardware automatically and the PWM turn-off circuit will be triggered when the current PWM output period has completed. Then the PWM will be turned off and the MSS0 and MSS1 will be set high by the hardware automatically. The PWM1 and PWM0 will output the MSD1 and MSD0 software data respectively. The PWMON bit is changed from 1 to 0 and the FPWMCLF bit is set high. Before the PWM is restarted, the MSS0 and MSS1 bits should first be cleared to zero.

**ERSGF=1 & PMINPTE=1 & PWMOFFC=0**


During each PWM period the PWMP and PWMD will be adjusted. If  $PWMP - DECPWMP \geq PWMMINP$ , the value of  $PWMP - DECPWMP$  will be written into the PWMP registers. Repeat the operations following this rule until  $PWMP - DECPWMP < PWMMINP$ , then the value of  $PWMP - DECPWMP$  will not be written into the PWMP registers and the adjustment is finished. If The ATMPC bit is set high halfway, the adjustment will be stopped immediately and the PWM turn-off circuit starts to implement. The PWMON and FPWMCLF bit retain unchanged.

**ERSGF=1 & PMINPTE=1 & PWMOFFC=1**

During each PWM period the PWMP and PWMD will be adjusted. If  $PWMP - DECPWMP \geq PWMMINP$ , the value of  $PWMP - DECPWMP$  will be written into the PWMP registers. Repeat the operations following this rule until  $PWMP - DECPWMP < PWMMINP$ , then the value of  $PWMP - DECPWMP$  will not be written into the PWMP registers and the adjustment is finished. If The ATMPC bit is set high halfway, the adjustment will be stopped immediately. After the current PWM period has completed, the PWM will be shut down and the MSS0 and MSS1 will be set high by the hardware automatically. The PWM1 and PWM0 output the MSD1 and MSD0 software data respectively. The PWM0N bit is changed from 1 to 0 and the FPWMCLF bit is set high. Before the PWM is restarted, the MSS0 and MSS1 bits should first be cleared to zero.

**10-bit TMC Counter**

The TMC is a 10-bit count-up counter. The clock source which drives the counter can be a ratio of the system clock  $f_{SYS}$  or the internal high speed clock  $f_H$ , the  $f_{SUB}$  low speed clock or the internal TMCKO signal. The TMC can operate in one of two operating modes which are the Capture Input Mode and Timer/Counter Mode. The only way of changing the value of the 10-bit counter using the application program, is to clear the counter by changing the TMCON bit from low to high.



**Timer/Counter Mode**

To select this mode, bits TMCM1 and TMCM0 in the TMCC1 register should be set to “10” or “11”. The clock source can be selected using the TMCK2~TMCK0 bits in the TMCC0 register. In the Timer/Counter Mode, the counter counts up continuously from 0 to 1023. The counter will overflow when it reaches its maximum value 1023 at which point the TMCP interrupt flag will be set. When the time, which is setup by the STC[2:0] bit field, has elapsed the 10-bit counter present value will be latched into the TMCCRA register and the TMCA interrupt flag will be set and the TMCON bit will be cleared to zero automatically.

The TMCKO can be used as the TMC clock source or for event counting. Select the TMCKO rising or falling signal as the TMC clock and configure the waiting time using the STC[2:0] bits. Then set the TMCON bit high to enable the timer. When the time has elapsed, the TMCON bit will be cleared. The counter value will be latched into the TMCCRA register and the TMCA interrupt flag will be generated.

### Capture Input Mode


To select this mode, bits TCM1 and TCM0 in the TMCC1 register should be set to “00” or “01”. This mode enables internal signals to capture and store the present value of the internal counter and can therefore be used for applications such as pulse width measurements. In the Capture Input Mode, the input signal (Phase signal) active edge can be either a rising edge, a falling edge or both rising and falling edges.

The PHASE signal can be the capture input signal; the active edge transition type is selected using the TMCIO1 and TMCIO0 bits in the TMCC1 register. The counter is started when the TMCON bit changes from low to high which is initiated using the application program. When an effective edge transition appears on the PHASE signal the present value of the 10-bit counter will be latched into the TMCCRA register and the TMCA interrupt flag is set. Irrespective of what events occur on the PHASE signal, the counter will continue to free run until the TMCON bit changes from high to low.


In the Capture Input Mode, it is recommended that the TMC clock should be sourced from the internal system clock sources  $f_{HI}$ ,  $f_{SYS}$  or  $f_{SUB}$ , rather than the TMCKO signal, to avoid that the counter width cannot be used effectively.

### Zero Current Switch – OVP0INT&OVP1INT

If one signal of the resonant current (C0P) is the OVP0 positive input, and a 0V voltage output from the 8-bit D/A converter is the OVP0 negative input, then the OVP0 will output a current digital (ZCS) signal OVP0INT. If the two signals of the resonant current (C1P and C0P) are as the OVP1 positive and negative inputs respectively. Then the OVP1 will output a current digital (ZCS) signal OVP1INT. The OVP0INT and OVP1INT signals can be used to implement cookware detection.



OVP0 Block Diagram (n=0)



OVP1 Block Diagram (n=1)

Note: Refer to the “Over Voltage Protection” section for details.


**Cookware Detection and Phase Width Measurement Circuit**

Use the OVP0INT and OVP1INT signals to detect whether or not a cookware is present upon the heating coil. The OVP0INT or the OVP1INT can be selected as the TMCKO signal and connected to the 10-bit TMC. Then the counter value can be used to detect the presence or absence of cookware. If the OVP0INT/OVP1INT (current signal) phase lags the PWM0/PWM1 (voltage signal), the Phase 0/Phase 1 outputs a high level. Use the Phase 0/Phase 1 width to detect the cookware and measure the phase width. The selected phase signal can be connected to the 10-bit TMC as the capture input signal. Then the phase difference can be worked out and then used to adjust the output power of the induction cooker.

**Cookware Detection Circuit**

The OVP0INT or OVP1INT signal can be connected to the 10-bit TMC TMCKO input. Based on the detected pulse number, the presence or absence of cookware on the heating coil can be determined. The following summarises the steps that should be executed in order to implement cookware detection.


1. Select the internal TMCKO signal to be used for the TMC event count signal source. Here the TMCKO signal can be sourced from the OVP0INT or OVP1INT which is selected using the CXS bit in the PWMC1 register.
2. Select the waiting time using the STC2~STC0 bits in the TMCC0 register.
3. Set the TMCON bit high to enable the counter.
4. When the wait time has elapsed, the TMCON bit will be cleared to zero automatically. The present counter value will be latched into the TMCCRA register and the TMCA interrupt flag will be generated.
5. According to the counter value, implement the cookware detection.



**Phase Width Measurement Circuit**

When the OVP0INT/OVP1INT signal (current signal) phase lags the PWM0/PWM1(voltage signal), then a phase difference signal will be detected and can be used to calculate the phase width between the current and the voltage signals. The MCU includes a TMC which can be configured in Capture Input Mode for phase width measurement. The larger the width is, the lower the power of the half-bridge induction cooker outputs. Similarly, the smaller the width is, the higher the output power. When the width is zero, the output power will be at its maximum and the frequency will be at the resonant frequency.


Generally, the half-bridge induction cooker operates at a security frequency which is slightly higher than the resonant frequency. So a required maximum frequency value can be stored into the PWMMAXP register using the F/W to limit the output power of the half-bridge induction cooker. If the PMAXPTE bit high to enable the PWMP maximum value limit function, then the value to be written into the PWMP register should be equal to or smaller than the PWMMAXP register value. Otherwise, the data cannot be written into the PWMP register. In this way, the half-bridge output power will not exceed the maximum value.



Note: The PHASE input signal can be sourced from the Phase Detector 0 output Phase 0 or the Phase Detector 1 output Phase 1 which is selected using the PHASESS bit in the PWMC1 register.

## Programming Considerations

The 12-bit PWMR, PWMP, PWMD, DT0, DT1, PWMMAXP, PWMMINP registers and the 10-bit TMCD, TMCCRA registers all have a low and high byte structure. The high bytes can be directly accessed, but as the low bytes can only be accessed via an internal 8-bit buffer, reading or writing to these register pairs must be carried out in a specific way. The important point to note is that data transfer to and from the 8-bit buffer and its related low byte only takes place when a write or read operation to its corresponding high byte is executed.



The following steps show the read and write procedures:

- Writing Data to PWMP, PWMD, DT0, DT1, PWMMAXP, PWMMINP and TMCCRA
  - ♦ Step 1. Write data to Low Byte PWMP/L/PWMDL/DT0L/DT1L/PWMMAXPL/PWMMINPL/TMCCRAL
    - Note that here data is only written to the 8-bit buffer.
  - ♦ Step 2. Write data to High Byte PWMP/H/PWMDH/DT0H/DT1H/PWMMAXPH/PWMMINPH/TMCCRAH
    - Here data is written directly to the high byte registers and simultaneously data is latched from the 8-bit buffer to the Low Byte registers.
- Reading Data from the Counter Registers, PWMP, PWMD, DT0, DT1, PWMMAXP, PWMMINP and TMCCRA
  - ♦ Step 1. Read data from the High Byte PWMP/H/PWMDH/DT0H/DT1H/PWMMAXPH/PWMMINPH/TMCDH/TMCCRAH
    - Here data is read directly from the High Byte registers and simultaneously data is latched from the Low Byte register into the 8-bit buffer.
  - ♦ Step 2. Read data from the Low Byte PWMP/L/PWMDL/DT0L/DT1L/PWMMAXPL/PWMMINPL/TMCDL/TMCCRAL
    - This step reads data from the 8-bit buffer.



### A/D Converter Register Description

Overall operation of the A/D converter is controlled using several registers. A read only register pair exists to store the A/D converter data 12-bit value. Two register pairs, SADO1BH/SADO1BL and SADO2BH/SADO2BL, are used to store the cumulative automatic conversion result of the CH1 and CH2 in the automatic A/D conversion mode. The remaining registers are control registers which setup the operating and control functions of the A/D converter.

Register Name	Bit							
	7	6	5	4	3	2	1	0
SADOL (ADRF=0)	D3	D2	D1	D0	—	—	—	—
SADOL (ADRF=1)	D7	D6	D5	D4	D3	D2	D1	D0
SADOH (ADRF=0)	D11	D10	D9	D8	D7	D6	D5	D4
SADOH (ADRF=1)	—	—	—	—	D11	D10	D9	D8
SADO1BH	D15	D14	D13	D12	D11	D10	D9	D8
SADO1BL	D7	D6	D5	D4	D3	D2	D1	D0
SADO2BH	D15	D14	D13	D12	D11	D10	D9	D8
SADO2BL	D7	D6	D5	D4	D3	D2	D1	D0
SADC0	START	ADBZ	ADCEN	ADRF	SACS3	SACS2	SACS1	SACS0
SADC1	SAINS2	SAINS1	SAINS0	SAVRS1	SAVRS0	SACKS2	SACKS1	SACKS0
LEBC	AADCST	AUTOADC1	AUTOADC0	LEB4	LEB3	LEB2	LEB1	LEB0
ATAC1C	—	—	ATACE	ATAC1SS	ATAC1S3	ATAC1S2	ATAC1S1	ATAC1S0
ATAC2C	—	—	—	ATAC2SS	ATAC2S3	ATAC2S2	ATAC2S1	ATAC2S0
ATADT	—	—	—	—	ATADT3	ATADT2	ATADT1	ATADT0

**A/D Converter Register List**

### A/D Converter Data Registers

As the device contains an internal 12-bit A/D converter, it requires two data registers to store the converted value. These are a high byte register, known as SADOH, and a low byte register, known as SADOL. After the conversion process takes place, these registers can be directly read by the microcontroller to obtain the digitised conversion value. As only 12 bits of the 16-bit register space is utilised, the format in which the data is stored is controlled by the ADRFS bit in the SADC0 register as shown in the accompanying table. D0~D11 are the A/D conversion result data bits. Any unused bits will be read as zero. Note that the A/D converter data register contents will keep unchanged if the A/D converter is disabled.

ADRF	SADOH								SADOL							
	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
0	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	0	0	0	0
1	0	0	0	0	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0

**A/D Converter Data Registers**

### A/D Converter Data Buffer Registers

The device contains two pairs of registers which are the data buffer registers to store the cumulative conversion result when the A/D converter operates in the automatic conversion mode. In the 1-channel automatic conversion mode, after each conversion, the converted data in the SADOH/SADOL registers will be latched into the SADO1BH/SADO1BL register pair. In the 2-channel automatic conversion mode, after each conversion, the CH1 converted data will be transferred into

the SADO1BH/SADO1BL registers from the SADOH/SADOL registers and the CH2 converted data will be transferred into the SADO2BH/SADO2BL registers from the SADOH/SADOL registers.

Note: in the automatic conversion mode, the ADRFS bit is fixed at 1 by the hardware.

Register	SADO1BH								SADO1BL							
Bit	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
POR	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x

**A/D Automatic Conversion Data Buffer 1 Registers**

Register	SADO2BH								SADO2BL							
Bit	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
POR	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x

**A/D Automatic Conversion Data Buffer 2 Registers**

### A/D Converter Control Registers

To control the function and operation of the A/D converter, several control registers are provided. These 8-bit registers define functions such as the selection of which analog channel is connected to the internal A/D converter, the digitised data format, the A/D converter operating mode, the A/D converter clock source as well as controlling the start function and monitoring the A/D converter busy status. As the device contains only one actual analog to digital converter hardware circuit, each of the external and internal analog signals must be routed to the converter. The SAIN bit field in the SADC1 register and SACS bit field in the SADC0 register are used to select which analog signal from either the external or internal signals will be connected to the A/D converter when the A/D converter is in the manual trigger conversion mode or the 1-channel automatic conversion mode. If the A/D converter operates in the 2-channel automatic conversion mode, the input signal is selected by the ATAC1C and ATAC2C registers. The LEBC register is used to choose the automatic conversion mode, start the automatic conversion and set the leading edge blanking time. The ATAC1C, ATAC2C and ATADT registers associated with 2-channel automatic conversion mode control can be used to the input signal source of the CH1 and CH2 and the delay time between the CH1 conversion finish and CH2 conversion start.

The relevant pin-shared function selection bits determine which pins on I/O Ports are used as analog inputs for the A/D converter input and which pins are not to be used as the A/D converter input. When the pin is selected to be an A/D converter input, its original function whether it is an I/O or other pin-shared function will be removed. In addition, any internal pull-high resistor connected to the pin will be automatically removed if the pin is selected to be an A/D converter input.

#### • SADC0 Register

Bit	7	6	5	4	3	2	1	0
Name	START	ADBZ	ADCEN	ADRFS	SACS3	SACS2	SACS1	SACS0
R/W	R/W	R	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7 **START**: Start the A/D conversion in manual conversion mode  
 This bit is valid when the AUTOADC[1:0] is "00".  
 0→1→0: Start A/D conversion

- This bit is used to manually initiate an A/D conversion process. The bit is normally low but if set high and then cleared low again, the A/D converter will initiate a conversion process.
- Bit 6 **ADBZ**: A/D Converter busy flag  
 0: No A/D conversion is in progress  
 1: A/D conversion is in progress
- This read only flag is used to indicate whether the A/D conversion is in progress or not. When the START bit is set from low to high and then to low again or at the LEB falling edge, the ADBZ flag will be set high to indicate that the A/D conversion is initiated. The ADBZ flag will be cleared to zero after the A/D conversion is complete.
- Bit 5 **ADCEN**: A/D Converter function enable control  
 0: Disable  
 1: Enable
- This bit controls the A/D converter internal function. This bit should be set high to enable the A/D converter. If the bit is cleared to zero, then the A/D converter will be switched off reducing the device power consumption. When the A/D converter function is disabled, the contents of the A/D converter data register pair, SADOH and SADOL, will remain unchanged.
- Bit 4 **ADRF5**: A/D Converter data format control  
 This bit can be changed by software when the AUTOADC[1:0] is "00".  
 0: ADC output data format → SADOH=D[11:4]; SADOL=D[3:0]  
 1: ADC output data format → SADOH=D[11:8]; SADOL=D[7:0]
- This bit controls the format of the 12-bit converted A/D converter value in the two A/D converter data registers.  
 Note: When the AUTOADC bit field is not 00, the ADRFS bit is fixed at 1 by the hardware.
- Bit 3~0 **SACS3~SACS0**: Manual or 1-CH automatic conversion mode external analog input channel selection  
 0000: External AN0 input  
 0001: External AN1 input  
 0010: External AN2 input  
 0011: External AN3 input  
 0100: External AN4 input  
 0101: External AN5 input  
 0110: External AN6 input  
 0111: External AN7 input  
 1000~1111: Undefined, input floating
- These bits are used to select which external analog input channel is to be converted in the manual conversion or 1-CH automatic conversion mode.

#### • SADC1 Register

Bit	7	6	5	4	3	2	1	0
Name	SAINS2	SAINS1	SAINS0	SAVRS1	SAVRS0	SACKS2	SACKS1	SACKS0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

- Bit 7~5 **SAINS2~SAINS0**: Manual or 1-CH automatic conversion mode input signal selection  
 000: External signal – External analog channel input, ANn  
 001: Internal signal – 1.04V  $V_{BG}$  reference voltage  
 010: Internal signal – Operational amplifier output, OPAO  
 011: Internal signal – Operational amplifier output, OPARO  
 100: No signal input, connected to ground  
 101~111: External signal – External analog channel input, ANn
- When the internal analog signal is selected to be converted, the external channel input signal will automatically be switched off regardless of the SACS bit field value. It will prevent the external channel input from being connected together with the internal analog signal.

- Bit 4~3    **SAVRS1~SAVRS0**: A/D converter reference voltage selection  
 00: External VREF pin input  
 01: Internal A/D converter power, V<sub>DD</sub>  
 1x: External VREF pin input  
 These bits are used to select the A/D converter reference voltage. When the internal A/D converter power is selected as the reference voltage, the hardware will automatically disconnect the external VREF input.
- Bit 2~0    **SACKS2~SACKS0**: A/D conversion clock source (f<sub>ADCK</sub>) selection  
 000: f<sub>ADCK</sub>=f<sub>SYS</sub>  
 001: f<sub>ADCK</sub>=f<sub>SYS</sub>/2  
 010: f<sub>ADCK</sub>=f<sub>SYS</sub>/4  
 011: f<sub>ADCK</sub>=f<sub>SYS</sub>/8  
 100: f<sub>ADCK</sub>=f<sub>SYS</sub>/16  
 101: f<sub>ADCK</sub>=f<sub>SYS</sub>/32  
 110: f<sub>ADCK</sub>=f<sub>SYS</sub>/64  
 111: f<sub>ADCK</sub>=f<sub>SYS</sub>/128

• **LEBC Register**

Bit	7	6	5	4	3	2	1	0
Name	AADCST	AUTOADC1	AUTOADC0	LEB4	LEB3	LEB2	LEB1	LEB0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

- Bit 7    **AADCST**: LEB function and A/D automatic conversion function control bit  
 This bit is invalid when the AUTOADC[1:0] bit field is “00”.  
 0: A/D automatic conversion disabled  
 1: A/D automatic conversion enabled  
 The AADCST bit is set high by software. This bit can be cleared to zero by software to disable the automatic conversion function. This bit also can be cleared to zero by H/W after the specific number of A/D conversion cycles which is defined by the AUTOADC[1:0] bits is completed. If the PWM0 output is stopped, the bit can be cleared to zero by S/W.
- Bit 6~5    **AUTOADC1~AUTOADC0**: The number of automatic A/D conversions selection  
 00: n=0, automatic A/D Conversion function is disabled  
 01: n=1  
 10: n=2  
 11: n=4  
 These two bits define the automatic A/D conversion number. Each A/D conversion is synchronized delayed with the PWM0 signal.  
 If the ATACE bit is 0, after the ADC performs n time conversions, the cumulative converted data is stored in the SADO1BH and SADO1BL register pair and the ADF flag is set high. If the ATACE bit is 1, after the ADC performs n time conversions, the cumulative automatic conversion result of the CH1 is stored in the SADO1BH and SADO1BL register pair and the CH2 is stored in the SADO2BH and SADO2BL register pair and the ADF flag is set high.  
 When the AUTOADC[1:0] bit field is set as “01”~“11” and the AADCST bit is changed by the software from low to high, the A/D conversion starts and has a synchronized delay with the PWM0 signal. Note in the automatic conversion mode, the converted 12-bit ADC output data format is: SADOH=D[11:8]; SADO=L[7:0].
- Bit 4~0    **LEB4~LEB0**: Leading-edge blanking time control bits  
 $LEB\ time = (LEB[4:0] + 1) \times 16 / f_{PWM}$ , LEB[4:0]=0~31, f<sub>PWM</sub>=32MHz  
 For example:  
 LEB[4:0]=0, LEB time=(0+1)×16×0.03125μs=0.5μs  
 LEB[4:0]=5, LEB time=(5+1)×16×0.03125μs=3.0μs

• ATAC1C Register

Bit	7	6	5	4	3	2	1	0
Name	—	—	ATACE	ATAC1SS	ATAC1S3	ATAC1S2	ATAC1S1	ATAC1S0
R/W	—	—	R/W	R/W	R/W	R/W	R/W	R/W
POR	—	—	0	0	0	0	0	0

Bit 7~6 Unimplemented, read as “0”

Bit 5 **ATACE**: Automatic Trigger ADC 2-channel conversion function control bit  
0: Disable  
1: Enable

When this bit is set high by the software, the ADC 2-channel automatic conversion function is selected. The automatic conversion starts when the AADCST bit is changed from 0 to 1. In the automatic conversion mode the START bit is invalid.

Bit 4 **ATAC1SS**: Internal or external input source selection for Automatic Trigger ADC input channel 1  
0: From Internal signal  
1: From External analog channel input, ANn

The ATAC1SS and ATAC1S[3:0] bit selections are available only when the 2-channel automatic conversion mode is enabled.

Bit 3~0 **ATAC1S3~ATAC1S0**: Input signal selection for Automatic Trigger ADC input channel 1

If ATAC1SS=0:

- 0000: 1.04V  $V_{BG}$  reference voltage
- 0001: Operational amplifier output, OPAO
- 0011: Operational amplifier output, OPARO
- 0100: No signal input, connected to ground
- Others: 1.04V  $V_{BG}$  reference voltage

If ATAC1SS=1:

- 0000: External AN0 input
- 0001: External AN1 input
- 0010: External AN2 input
- 0011: External AN3 input
- 0100: External AN4 input
- 0101: External AN5 input
- 0110: External AN6 input
- 0111: External AN7 input
- 1000~1111: Undefined, input floating

The ATAC1SS and ATAC1S[3:0] bit selections are available only when the 2-channel automatic conversion mode is enabled.

• ATAC2C Register

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	ATAC2SS	ATAC2S3	ATAC2S2	ATAC2S1	ATAC2S0
R/W	—	—	—	R/W	R/W	R/W	R/W	R/W
POR	—	—	—	0	0	0	0	0

Bit 7~5 Unimplemented, read as “0”

Bit 4 **ATAC2SS**: Internal or external input source selection for Automatic Trigger ADC input channel 2  
0: From Internal signal  
1: From External analog channel input, ANn

The ATAC2SS and ATAC2S[3:0] bit selections are available only when the 2-channel automatic conversion mode is enabled.

Bit 3~0     **ATAC2S3~ATAC2S0**: Input signal selection for Automatic Trigger ADC input channel 2

If ATAC2SS=0:

- 0000: 1.04V  $V_{BG}$  reference voltage
- 0001: Operational amplifier output, OPAO
- 0011: Operational amplifier output, OPARO
- 0100: No signal input, connected to ground
- Others: 1.04V  $V_{BG}$  reference voltage

If ATAC2SS=1:

- 0000: External AN0 input
- 0001: External AN1 input
- 0010: External AN2 input
- 0011: External AN3 input
- 0100: External AN4 input
- 0101: External AN5 input
- 0110: External AN6 input
- 0111: External AN7 input
- 1000~1111: Undefined, input floating

The ATAC2SS and ATAC2S[3:0] bit selections are available only when the 2-channel automatic conversion mode is enabled.

• **ATADT Register**

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	—	ATADT3	ATADT2	ATADT1	ATADT0
R/W	—	—	—	—	R/W	R/W	R/W	R/W
POR	—	—	—	—	0	0	0	0

Bit 7~4     Unimplemented, read as “0”

Bit 3~0     **ATADT3~ATADT0**: ADC Automatic conversion CH1 end- to-CH2 start delay time

- 0000:  $1 \times t_{ADCK}$
- 0001:  $2 \times t_{ADCK}$
- 0010:  $3 \times t_{ADCK}$
- ...
- ...
- 1110:  $15 \times t_{ADCK}$
- 1111:  $16 \times t_{ADCK}$

Note:  $t_{ADCK} = 1/f_{ADCK}$

These four bits define the delay time between the channel 1 conversion finish and the channel 2 conversion start in Automatic trigger 2-channel A/D conversion process.

**A/D Converter Reference Voltage**

The actual reference voltage supply to the A/D Converter can be supplied from the positive power supply,  $V_{DD}$  or an external reference source supplied on pin VREF. The desired selection is made using the SAVRS1~SAVRS0 bits in the SADC1 register. As the VREF pin is pin-shared with other functions, when the VREF pin is selected as the reference voltage input pin, the VREF pin-shared function selection bits should first be properly configured to disable other pin-shared functions. However, if the internal reference signal is selected as the reference source, the external reference input from the VREF pin will automatically be switched off by hardware.

Note that the analog input signal values must not be allowed to exceed the value of the selected A/D Converter reference voltage.

SAVRS[1:0]	Reference Source	Description
00, 1x	VREF pin	External A/D converter reference pin VREF
01	$V_{DD}$	Internal A/D converter power supply voltage

**A/D Converter Reference Voltage Selection**

## **A/D Converter Input Signals**

All of the external A/D Converter analog input pins are pin-shared with the I/O pins as well as other functions. The corresponding pin-shared function selection bits in the PBS0 and PBS1 registers, determine whether the external input pins are setup as A/D converter analog channel inputs or whether they have other functions. If the corresponding pin is setup to be an A/D converter analog channel input, the original pin functions will be disabled. In this way, pins can be changed under program control to change their function between A/D inputs and other functions. All pull-high resistors, which are setup through register programming, will be automatically disconnected if the pins are setup as A/D inputs. Note that it is not necessary to first setup the A/D pin as an input in the port control register to enable the A/D Converter input as when the relevant A/D converter input function selection bits enable an A/D converter input, the status of the port control register will be overridden.

For manual trigger A/D conversion mode and the 1-CH A/D automatic conversion mode, the SAINS2~SAINS0 bits in the SADC1 register are used to determine whether the analog signal to be converted comes from an external channel input or internal analog signal. The SACS3~SACS0 bits in the SADC0 register are used to determine which external channel input is selected to be converted. If the SAINS2~SAINS0 bits are set to “000”, “101”~“111” the external channel input will be selected to be converted and the SACS3~SACS0 bits can determine which external channel is selected.

For the 2-CH A/D automatic conversion mode, the input signals of the CH1 and CH2 are selected by the ATAC1C and ATAC2C registers. The ATACnSS bit is used to determine whether the analog signal to be converted comes from the external channel input or internal analog signal. The ATACnS3~ATACnS0 bits are used to determine which external channel input or which internal signal is selected to be converted.

If the internal analog signal is selected to be converted, the external channel signal input will automatically be switched off. It will prevent the external channel input from being connected together with the internal analog signal.

## **A/D Converter Clock Source**

The clock source for the A/D converter, which originates from the system clock  $f_{SYS}$ , can be chosen to be either  $f_{SYS}$  or a subdivided version of  $f_{SYS}$ . The division ratio value is determined by the SACKS2~SACKS0 bits in the SADC1 register. Although the A/D conversion clock source is determined by the system clock  $f_{SYS}$ , and by bits SACKS2~SACKS0, there are some limitations on the maximum A/D conversion clock source speed that can be selected. As the recommended value of permissible A/D conversion clock period,  $t_{ADCK}$ , is from 0.5 $\mu$ s to 10 $\mu$ s, care must be taken when selecting the clock frequencies. For example, if the system clock operates at a frequency of 4MHz, the SACKS2~SACKS0 bits should not be set to “000”, “110” or “111”. Doing so will give A/D conversion clock periods that are less than the minimum A/D conversion clock period or greater than the maximum A/D conversion clock period which may result in inaccurate A/D conversion values. Refer to the following table for examples, where values marked with an asterisk \* special care must be taken.

f <sub>sys</sub>	A/D Conversion Clock Period (t <sub>ADCK</sub> )							
	SACKS[2:0] = 000 (f <sub>sys</sub> )	SACKS[2:0] = 001 (f <sub>sys</sub> /2)	SACKS[2:0] = 010 (f <sub>sys</sub> /4)	SACKS[2:0] = 011 (f <sub>sys</sub> /8)	SACKS[2:0] = 100 (f <sub>sys</sub> /16)	SACKS[2:0] = 101 (f <sub>sys</sub> /32)	SACKS[2:0] = 110 (f <sub>sys</sub> /64)	SACKS[2:0] = 111 (f <sub>sys</sub> /128)
1MHz	1μs	2μs	4μs	8μs	16μs*	32μs*	64μs*	128μs*
2MHz	500ns	1μs	2μs	4μs	8μs	16μs*	32μs*	64μs*
4MHz	250ns*	500ns	1μs	2μs	4μs	8μs	16μs*	32μs*
8MHz	125ns*	250ns*	500ns	1μs	2μs	4μs	8μs	16μs*
12MHz	83ns*	167ns*	333ns*	667ns	1.33μs	2.67μs	5.33μs	10.67μs*
16MHz	62.5ns*	125ns*	250ns*	500ns	1μs	2μs	4μs	8μs

**A/D Conversion Clock Period Examples**

### A/D Converter Operation

The A/D converter has three operating conversion modes. The starting methods of the conversion modes are different.

AUTOADC[1:0]	Conversion Mode	A/D Conversion Start Bit	Starting Method
00	Manual Trigger A/D Conversion	START	0→1→0
01~11	1-CH/2-CH Automatic A/D Conversion	AADCST	0→1

**A/D Conversion Starting Method**

The ADBZ bit in the SADC0 register is used to indicate whether the analog to digital conversion process has finished processing or not. This bit will be automatically set to “1” by the microcontroller after an A/D conversion has been successfully initiated. When the A/D conversion is complete, the ADBZ will be cleared to “0”. In addition, the corresponding A/D converter interrupt request flag will be set in the interrupt control register, and if the interrupts are enabled, an appropriate internal interrupt signal will be generated. This A/D converter internal interrupt signal will direct the program flow to the associated A/D converter internal interrupt address for processing. If the A/D converter internal interrupt is disabled, the microcontroller can be used to poll the ADBZ bit in the SADC0 register to check whether it has been cleared as an alternative method of detecting the end of an A/D conversion cycle.

Controlling the power on/off function of the A/D conversion circuitry is implemented using the ADCEN bit in the SADC0 register. This bit must be set high to power on the A/D converter. When the ADCEN bit is set high to power on the A/D conversion internal circuitry a certain delay, as indicated in the timing diagram, must be allowed before an A/D conversion is initiated. Even if no pins are selected for use as A/D converter inputs by configuring the corresponding pin control bits, if the ADCEN bit is high then some power will still be consumed. In power sensitive applications it is therefore recommended that the ADCEN is cleared to zero to reduce power consumption when the A/D converter function is not being used.


### A/D Conversion Rate and Timing Diagram

A complete A/D conversion contains two parts, data sampling and data conversion. The data sampling which is defined as t<sub>ADS</sub> takes 4 A/D conversion clock cycles and the data conversion takes 12 A/D converter clock cycles. Therefore a total of 16 A/D conversion clock cycles for an A/D conversion which is defined as t<sub>ADC</sub> are necessary.

$$\text{Maximum single A/D conversion rate} = \text{A/D conversion clock period} / 16$$

The accompanying diagram shows graphically the various stages involved in an analog to digital

conversion process and its associated timing. After an A/D conversion process has been initiated by the application program, the microcontroller internal hardware will begin to carry out the conversion, during which time the program can continue with other functions. The time taken for the A/D conversion is  $16t_{ADCK}$  clock cycles where  $t_{ADCK}$  is equal to the A/D conversion clock period.



**A/D Conversion Timing – START bit Manual Trigger Conversion**

### Manual Trigger A/D Conversion

This is the general A/D converter operating mode. The A/D converter input signal is selected by using the SAINS[2:0] and SACS[3:0] bits. The start of each A/D conversion cycle is triggered manually. When the microcontroller sets the START bit from low to high and then low again, an analog to digital conversion cycle will be initiated.

The following summarises the individual steps that should be executed in order to implement a manual trigger A/D conversion process.

- Step 1  
 Select the required A/D conversion clock by properly programming the SACKS2~SACKS0 bits in the SADC1 register.
- Step 2  
 Enable the A/D converter by setting the ADCEN bit in the SADC0 register to “1”.
- Step 3  
 Select which signal is to be connected to the internal A/D converter by correctly configuring the SAINS bit field.  
 Select the external channel input to be converted, go to Step 4.  
 Select the internal analog signal to be converted, go to Step 5.
- Step 4  
 If the external channel input is selected, the desired external channel input is selected by configuring the SACS bit field. When the A/D input signal comes from the external channel input, the corresponding pin should be configured as an A/D input function by configuring the relevant pin-shared function control bits. Then go to Step 6.
- Step 5  
 If the SAINS bit field is set to 001~011, the relevant internal analog signal will be selected. When the internal analog signal is selected to be converted, the external channel analog input will automatically be disconnected. Then go to Step 6.
- Step 6  
 Select the reference voltage source by configuring the SAVRS1~SAVRS0 bits in the SADC1 register.

- Step 7  
Select the A/D converter output data format by configuring the ADRFS bit in the SADC0 register.
- Step 8  
If the A/D converter interrupt is used, the interrupt control registers must be correctly configured to ensure the A/D converter interrupt function is active. The master interrupt control bit, EMI, the A/D converter interrupt control bit, ADE, and its corresponding multi-function interrupt control bit must all be set high.
- Step 9  
The A/D conversion procedure can now be initialised by setting the START bit from low to high and then low again.
- Step 10  
If an A/D conversion is in progress, the ADBZ flag will be set high. After the A/D conversion process has completed, the ADBZ flag will go low after which the output data can be read from the SADOH and SADOL registers.

Note: When checking for the end of the conversion process, if the method of polling the ADBZ bit in the SADC0 register is used, the interrupt enable step above can be omitted.

### Automatic Trigger 2-channel A/D Conversion

In the 2-channel automatic A/D conversion mode, the A/D converter CH1 or CH2 input signal is selected by using the ATACnSS and ATACnS[3:0] bits respectively.

After the basic A/D converter parameters are set, then set the ATACE bit to enable the 2-channel conversion mode, define the LEB time, the number of the automatic conversions and the delay time between the two channel conversions.

When the AADCST bit is changed from 0 to 1, the automatic conversion mode is enabled. The ADC performs the CH1 conversion first. When the delay time has elapsed, the ADC will perform a CH2 conversion. After the CH1 conversion has completed, the CH1 converted data will be stored in the SADO1BH and SADO1BL registers from the SADOH and SADOL registers. After the CH2 conversion has completed, the CH2 converted data will be stored in the SADO2BH and SADO2BL registers from the SADOH and SADOL registers.

The following summarises the individual steps that should be executed in order to implement an automatic trigger 2-channel A/D conversion process.

- Step 1  
Select the required A/D conversion clock by properly programming the SACKS2~SACKS0 bits in the SADC1 register.
- Step 2  
Enable the A/D converter by setting the ADCEN bit in the SADC0 register to “1”.
- Step 3  
Enable the automatic trigger ADC 2-CH conversion function by setting the ATACE bit in the ATAC1C register to “1”.
- Step 4  
Select whether an external or internal signal is to be connected to the Automatic Trigger ADC input channel 1 and Automatic Trigger ADC input channel 2 by correctly configuring the ATACnSS bit field in the ATACnC register respectively.  
Select the external channel input to be converted (ATACnSS=1), go to Step5.  
Select the internal analog signal to be converted (ATACnSS=0), go to Step6.

- Step 5  
The desired external channel input can be selected by configuring the ATACnS[3:0] bits. As the ANn pin is pin-shared with other functions, the corresponding pin should be configured as an A/D input function by configuring the relevant pin-shared function control bits. Then go to Step7.
  - Step 6  
The desired internal analog signal can be selected by configuring the ATACnS[3:0] bits. Then go to Step7.
  - Step 7  
Setup the delay time from the CH1 conversion end to the CH2 conversion start by configuring the ATADT[3:0] bit field in the ATADT register.
  - Step 8  
Select the number of the automatic A/D conversions by setting the AUTOADC[1:0] bits in the LEBC register.
  - Step 9  
Set the blanking time before the A/D conversion starts by programming the LEB[4:0] bits in the LEBC register.
  - Step 10  
Select the required reference voltage using the SAVRS[1:0] bits in the SADC1 register.
  - Step 11  
If the A/D conversion interrupt is used, the interrupt control registers must be correctly configured to ensure the A/D converter interrupt function is active. The master interrupt control bit, EMI, the A/D converter interrupt control bit, ADE, and its corresponding multi-function interrupt control bit must all be set high.
  - Step 12  
Start the A/D conversion process by setting the AADCST bit in the LEBC register from low to high.
- Note: 1. After the A/D automatic conversion is completed, the AADCST bit will be cleared by the hardware and the A/D converter interrupt flag ADF bit will be set high.  
2. When checking for the end of the automatic conversion process, if the method of polling the AADCST bit in the LEBC register is used, the interrupt enable step above can be omitted.

### **Automatic Trigger 1-channel A/D Conversion**

In the 1-channel automatic A/D conversion mode (ATACE=0), the A/D converter input signal is selected by using the SAINS[2:0] and SACS[3:0] bits. After the basic A/D converter parameters are set, then set the LEB time and the number of the automatic conversions.

By changing the AADCST bit from 0 to 1, the automatic conversion starts. The ADC performs the CH1 conversion. After the CH1 conversion has completed, the converted data will be stored in the SADO1BH and SADO1BL registers from the SADOH and SADOL registers.

The following summarises the individual steps that should be executed in order to implement an automatic trigger 1-channel A/D conversion process.

- Step 1  
Select the required A/D conversion clock by properly programming the SACKS2~SACKS0 bits in the SADC1 register.
- Step 2  
Enable the A/D converter by setting the ADCEN bit in the SADC0 register to “1”.

- Step 3  
Select which signal is to be connected to the internal A/D converter by correctly configuring the SAINS bit field.  
Select the external channel input to be converted, go to Step 4.  
Select the internal analog signal to be converted, go to Step 5.
- Step 4  
If the SAINS bit field is programmed to select the external channel input, the desired external channel input is selected by configuring the SACS bit field. When the A/D input signal comes from the external channel input, the corresponding pin should be configured as an A/D input function by configuring the relevant pin-shared function control bits. Then go to Step 6.
- Step 5  
If the SAINS field is set to 001, 010 or 011, the relevant internal analog signal will be selected. When the internal analog signal is selected to be converted, the external channel analog input will automatically be disconnected. Then go to Step 6.
- Step 6  
Select the number of the automatic A/D conversions by setting the AUTOADC[1:0] bits in the LEBC register.
- Step 7  
Set the blanking time before the A/D conversion starts by programming the LEB[4:0] bits in the LEBC register.
- Step 8  
Select the required reference voltage using the SAVRS[1:0] bits in the SADC1 register.
- Step 9  
If the A/D conversion interrupt is used, the interrupt control registers must be correctly configured to ensure the A/D converter interrupt function is active. The master interrupt control bit, EMI, the A/D converter interrupt control bit, ADE, and its corresponding multi-function interrupt control bit must all be set high.
- Step 10  
Start the A/D conversion process by setting the AADCST bit in the LEBC register from low to high.

Note: 1. After the A/D automatic conversion is completed, the AADCST bit will be cleared by the hardware and the A/D converter interrupt flag ADF bit will be set high.  
2. When checking for the end of the automatic conversion process, if the method of polling the AADCST bit in the LEBC register is used, the interrupt enable step above can be omitted.

### Leading Edge Blanking and A/D Automatic Conversion

If the AUTOADC[1:0] bit field is 01~11, setting the AADCST bit high will start the A/D automatic conversion which is synchronously delayed with the PWM0 signal.


After setting the AADCST bit high, the next PWM0 rising edge will start the leading edge blanking circuit. At the LEB falling edge, an A/D conversion will start. After the completion of n conversions where the number n is defined by the AUTOADC[1:0] bits, the AADCST bit will be cleared to zero by the hardware and the ADC interrupt flag ADF will be set. During the conversion process, if the PWM0 output is stopped, the AADCST bit can be cleared to zero by the software.

The AADCST is unable to provide a repeatable trigger. Once the AADCST bit is set high, the circuit cannot be triggered until the specified number n of automatic conversions are completed. Programmers should note that after the AADCST bit is cleared, the ADF flag should also be cleared by the software.

Note that during the automatic conversion process, if the AADCST bit is cleared to 0, the automatic conversion circuit cannot be reset until the current A/D conversion is complete and the ADBZ bit is changed to 0. Then the AADCST bit can be set high to restart an automatic conversion.

#### 1-CH Automatic Conversion

Set the AADCST bit from 0 to 1. When a PWM0 rising edge trigger signal arrives, the LEB circuit is triggered and the delay timing starts. When the LEB time has elapsed, the ADC starts the A/D conversion. After the completion of the specified N conversion cycles, the AADCST bit will be cleared by the hardware and the ADC interrupt flag ADF will be set.




- Note: 1. AUTOADC[1:0] ≠ 00  
 2. XXXB is the first A/D converted data  
 3. YYYB is the accumulated A/D converted result  
 4. ZZZB is the final accumulated result of the n automatic conversions

### 2-CH Automatic Conversion

Set the AADCST bit from 0 to 1. When a PWM0 rising edge trigger signal arrives, the LEB circuit is triggered and the delay timing starts. When the LEB time has elapsed, the ADC starts the A/D conversion on CH1. After completion of the CH1 conversion, a delay time which is defined by the ATADT[3:0] bits is required. Then the conversion on CH2 starts. When the CH2 conversion is complete, it will wait for the next PWM0 rising edge to restart the next CH1 conversion and then CH2 conversion. After n conversion cycles have completed, the AADCST bit will be cleared by the hardware and the ADC interrupt flag ADF will be set.

The following figure shows an example of the 2-CH automatic conversion. In this example, after the PWM0 rising edge signal arrives, the ADC has enough time to convert the data of the two channels before the next PWM0 rising edge arrives.




**2-CH Automatic A/D Conversion Timing – 1**

Note: 1. AUTOADC[1:0] ≠ 00

2. XXXB is the first A/D converted data
3. YYYB is the accumulated A/D converted result
4. ZZZB is the final accumulated data of the n automatic conversion results

The following figure shows another example of the 2-CH automatic conversion. In this example, after the PWM0 rising edge signal arrives, the ADC has not enough time to convert the data of the two channels before the next PWM0 rising edge arrives. So the next rising edge signal which has arrived during the conversion process will be ignored. After the current conversion has completed, the following PWM0 rising signal can be used to trigger the next A/D conversion.



**2-CH Automatic A/D Conversion Timing – 2**

- Note: 1. AUTOADC[1:0] ≠ 00  
 2. XXXB is the first A/D converted data  
 3. YYYB is the accumulated A/D converted result  
 4. ZZZB is the final accumulated result of the n automatic conversions

### Programming Considerations

During microcontroller operations where the A/D converter is not being used, the A/D conversion internal circuitry can be switched off to reduce power consumption, by clearing the ADCEN bit in the SADC0 register. When this happens, the internal A/D conversion circuits will not consume power irrespective of what analog voltage is applied to their input lines. If the A/D converter input lines are used as normal I/Os, then care must be taken as if the input voltage is not at a valid logic level, as this may lead to some increase in power consumption.

### A/D Conversion Function

As the device contains a 12-bit A/D converter, its full-scale converted digitised value is equal to FFFH. Since the full-scale analog input value is equal to the actual A/D converter reference voltage,  $V_{REF}$ , this gives a single bit analog input value of  $V_{REF}$  divided by 4096.


$$1 \text{ LSB} = V_{REF} \div 4096$$

The A/D Converter input voltage value can be calculated using the following equation:

$$\text{A/D converter input voltage} = \text{A/D converter output digital value} \times V_{REF} \div 4096$$

The diagram shows the ideal transfer function between the analog input value and the digitised output value for the A/D converter. Except for the digitised zero value, the subsequent digitised values will change at a point 0.5 LSB below where they would change without the offset, and the last full scale digitised value will change at a point 1.5 LSB below the  $V_{REF}$  level. Note that here the  $V_{REF}$  voltage is the actual A/D converter reference voltage determined by the SAVRS field.

Note that here the  $V_{REF}$  voltage is the actual A/D converter reference voltage determined by the SAVRS bit field.



## A/D Converter Programming Examples

The following two programming examples illustrate how to setup and implement a Manual trigger A/D conversion. In the first example, the method of polling the ADBZ bit in the SADC0 register is used to detect when the conversion cycle is complete, whereas in the second example, the A/D converter interrupt is used to determine when the conversion is complete.

### Example 1: using an ADBZ polling method to detect the end of conversion

```

clr ADE          ; disable ADC interrupt
mov a,0Bh        ; select fsys/8 as A/D clock and A/D input signal
                  ; comes from external channel

mov SADC1,a      ; select AVDD as A/D reference voltage source
mov a,02h        ; setup PBS0 to configure pin AN0
mov PBS0,a
mov a,20h        ; enable A/D converter and select AN0 external channel input
mov SADC0,a
mov a,00h        ; disable A/D automatic conversion function
mov LEBC,a
:
start_conversion:
clr START        ; high pulse on start bit to initiate conversion
set START        ; reset A/D converter
clr START        ; start A/D conversion
polling_EOC:
sz ADBZ          ; poll the SADC0 register ADBZ bit to detect end of A/D conversion
jmp polling_EOC ; continue polling
mov a,SADOL      ; read low byte conversion result value
mov SADOL_buffer,a ; save result to user defined register
mov a,SADOH      ; read high byte conversion result value
mov SADOH_buffer,a ; save result to user defined register
:
jmp start_conversion ; start next A/D conversion

```

### Example 2: using the interrupt method to detect the end of conversion

```

clr ADE          ; disable ADC interrupt
mov a,0Bh        ; select fsys/8 as A/D clock and A/D input signal comes from external channel
mov SADC1,a      ; select AVDD as A/D reference voltage source
mov a,02h        ; setup PBS0 to configure pin AN0
mov PBS0,a
mov a,20h        ; enable A/D converter and select AN0 external channel input
mov SADC0,a
mov a,00h        ; disable A/D automatic conversion function
mov LEBC,a
:
Start_conversion:
clr START        ; high pulse on START bit to initiate conversion
set START        ; reset A/D converter
clr START        ; start A/D conversion
clr ADF          ; clear ADC interrupt request flag
set ADE          ; enable ADC interrupt
set EMI          ; enable global interrupt
:
:
                  ; ADC interrupt service routine
ADC_ISR:
mov acc_stack,a ; save ACC to user defined memory
mov a,STATUS

```

```

mov status_stack,a    ; save STATUS to user defined memory
:
:
mov a,SADOL           ; read low byte conversion result value
mov SADOL_buffer,a   ; save result to user defined register
mov a,SADOH           ; read high byte conversion result value
mov SADOH_buffer,a   ; save result to user defined register
:
:
EXIT_INT_ISR:
mov a,status_stack
mov STATUS,a         ; restore STATUS from user defined memory
mov a,acc_stack      ; restore ACC from user defined memory
reti

```


## Operational Amplifier – OPAMP

This device includes an operational amplifier for measure applications. An operational amplifier, OPAMP, produces an output potential that is typically hundreds of thousands of times larger than the potential difference between its input terminals. By integrating the OPAMP electronic circuitry into the microcontroller, the need for external components is reduced greatly.

### Operational Amplifier Operation

The Operational Amplifier can be used for signal amplification according to specific user requirements. The gain is selectable by using the OPG[2:0] bits field together with the OPG2XEN bit. The amplified output can be directly output on the OPARO pin, and also be internally connected to the A/D converter for the amplified input signal read.

The following block diagram illustrates the internal OPAMP function.



### OPAMP Register Description

The internal Operational Amplifier normal operation and input offset voltage calibration function are controlled by three registers. The OPC0 register is used to control the switches on or off. The OPC1 register is used to control the OPAMP function on or off and select the gain. The OPO bit together with the OPOCAL register are used in the offset calibration procedure.

Register Name	Bit							
	7	6	5	4	3	2	1	0
OPC0	—	—	—	—	OPS3	OPS2	OPS1	OPS0
OPC1	OPEN	—	—	OPO	OPG2XEN	OPG2	OPG1	OPG0
OPOCAL	OPOOFM	OPORSP	OPOOF5	OPOOF4	OPOOF3	OPOOF2	OPOOF1	OPOOF0

OPAMP Register List

#### • OPC0 Register

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	—	OPS3	OPS2	OPS1	OPS0
R/W	—	—	—	—	R/W	R/W	R/W	R/W
POR	—	—	—	—	0	0	0	0

- Bit 7~4 Unimplemented, read as “0”
- Bit 3 **OPS3**: OPAMP switch S3 on/off control  
0: Off  
1: On
- Bit 2 **OPS2**: OPAMP switch S2 on/off control  
0: Off  
1: On
- Bit 1 **OPS1**: OPAMP switch S1 on/off control  
0: Off  
1: On
- Bit 0 **OPS0**: OPAMP switch S0 on/off control  
0: Off  
1: On

• **OPC1 Register**

Bit	7	6	5	4	3	2	1	0
Name	OPEN	—	—	OPO	OPG2XEN	OPG2	OPG1	OPG0
R/W	R/W	—	—	R	R/W	R/W	R/W	R/W
POR	0	—	—	0	0	0	0	0

- Bit 7      **OPEN**: OPAMP function enable/disable control  
0: Disable  
1: Enable
- Bit 6~5    Unimplemented, read as “0”
- Bit 4      **OPO**: OPAMP output status (positive logic)  
When OPOOFM bit is set to 1, OPO is defined as OPAMP output status, refer to Offset Calibration Procedure. This bit is read only.
- Bit 3      **OPG2XEN**: R2/R1 ratio doubling enable control  
0: Disable (Select R1=13.2kΩ)  
1: Enable (Select R1=6.6kΩ)  
When this bit is set to 1, the R2/R1 ratio selected by the OPG2~OPG0 bits will be doubled.
- Bit 2~0    **OPG2~OPG0**: R2/R1 ratio selection  
If OPG2XEN=0, R1=13.2kΩ:  
000: R2/R1=2  
001: R2/R1=5  
010: R2/R1=6  
011: R2/R1=7  
100: R2/R1=20  
101: R2/R1=25  
110: R2/R1=30  
111: R2/R1=35  
If OPG2XEN= 1, R1=6.6kΩ:  
The R2/R1 ratio doubling function is enabled, the above R2/R1 value will be doubled.  
Note that the internal resistors, R1 and R2, should be used when the gain is determined by these bits. This means the S1 switch should be on or OPINN0 should be selected together with the S2 switch on. Otherwise, the gain accuracy will not be guaranteed.

• **OPOCAL Register**

Bit	7	6	5	4	3	2	1	0
Name	OPOOFM	OPORSP	OPOOF5	OPOOF4	OPOOF3	OPOOF2	OPOOF1	OPOOF0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	1	0	0	0	0	0

- Bit 7      **OPOOFM**: OPAMP normal operation or input offset voltage calibration mode selection  
0: Normal operation  
1: Input offset voltage calibration mode
- Bit 6      **OPORSP**: OPAMP input offset voltage calibration reference selection  
0: Select inverting input as the reference input  
1: Select non-inverting input as the reference input
- Bit 5~0    **OPOOF5~OPOOF0**: OPAMP input offset voltage calibration control

## Input Voltage Range

Together with different PGA operating mode, the input voltage on the OPAMP pins can be positive or negative for flexible application. There are three operating mode examples as the following. In these examples the internal resistors, R1 and R2, are used respectively.

- For  $V_{IN} > 0$ , the PGA operates in the non-inverting mode and the output voltage of the PGA is:

$$V_{OPGA} = (1+R_2/R_1) \times V_{IN}$$

- When the S0 and S2 switches are ON, S1 and S3 switches are OFF and the input node is OPINN0. For  $0 > V_{IN} > -0.2V$ , the PGA operates in the inverting mode, the output voltage of the PGA is:

$$V_{OPGA} = - (R_2/R_1) \times V_{IN}$$

Note: If  $V_{IN}$  is negative, it cannot be lower than  $-0.2V$  which will result in current leakage.

## Offset Calibration Function

This OPAMP includes an input offset calibration function. The calibrated data is stored in OPOOF[5:0] bits. OPOOFM is calibration mode control bit and OPORSP is used to indicate the input reference voltage comes from OPINP or OPINN1 in calibration mode. OPINP and OPINN1 are input pair of OPAMP and OPARO pin is OPAMP analog output voltage. The OPAMP digital output flag is OPO, which is used for OPAMP calibration mode.

### Offset Calibration Procedure

Note that as the OPAMP input pins are pin-shared with other functions, they should be configured as OPAMP inputs first. For operational amplifier input offset calibration, the procedures are summarized as the following.

Step 1. Set OPOOFM =1 and OPORSP=1, the OPAMP is now under the offset calibration mode.

To make sure  $V_{OS}$  as minimize as possible after calibration, the input reference voltage in calibration should be the same as the input DC operating voltage in normal mode operation.

Step 2. Set OPOOF[5:0]=000000 and then read the OPO flag bit after a certain delay.

Step 3. Increase the OPOOF[5:0] value by 1 and then read the OPO flag after a certain delay.

If the OPO bit state has not changed, then repeat Step3 until the OPO bit state has changed.

If the OPO bit state has changed, record the OPOOF[5:0] value as  $V_{OS1}$  and then go to Step4.

Step 4. Set OPOOF[5:0]=111111 and read the OPO bit after a certain delay.

Step 5. Decrease the OPOOF[5:0] value by 1 and then read the OPO bit after a certain delay.

If the OPO bit state has not changed, then repeat Step 5 until the OPO bit state has changed.


If the OPO bit state has changed, record the OPOOF[5:0] value as  $V_{OS2}$  and then go to Step 6.

Step 6. Restore the Operational Amplifier input offset calibration value  $V_{OS}$  into the OPOOF[5:0] bit field. The offset Calibration procedure is now finished.

Where  $V_{OS}=(V_{OS1}+V_{OS2})/2$ . If  $(V_{OS1}+V_{OS2})/2$  is not integral, discard the decimal.

## Over Voltage Protection – OVP

The device includes several over voltage protection circuits, abbreviated as OVP0~OVP6, which provide protection mechanisms or generate output signals for different applications. To prevent the operating voltage from exceeding a specific level, the voltage on the OVPn input pin is compared with a reference voltage generated by an 8-bit DAC or with an input voltage from another OVPn input pin. When a preset over voltage event occurs, the OVPn output will be reversed. An OVP interrupt signal OVPnINT can be used to trigger an OVPn interrupt.



- Note: 1. As the OVPn function external input pins are pin-shared with I/O or other pin functions, before turning on the OVPn function, make sure the OVPn pin functions are selected using the corresponding Pin-shared Function Selection Registers.
2. The OVP0P, OVP2P, OVP6P0 and OVP1N pins in the figures share the same pin with the name of OVP026P1N in the device. The OVP1P and the OVP6P1 pins share the same pin with the name of OVP16P in the device.
3. The on/off control for the switches S0, S1 and S2 is summarised below.

OVPnCOFM	OVPnCRS	S0	S1	S2
0	x	ON	ON	OFF
1	0	OFF	ON	ON
1	1	ON	OFF	ON

“x” means “Don’t care”

## Over Voltage Protection Registers

Overall operation of the over voltage protection is controlled using several registers. As the control circuits of the OVP0~OVP6 are different, some register bits are different, such as the OVPnEN bit control, the DACnEN bit for OVP1 and the OVPnS[1:0] bit selections.

Register Name	Bit							
	7	6	5	4	3	2	1	0
OVPnC0	OVPnO	OVPnSPOL	OVPnEN	—	—	OVPnDEB2	OVPnDEB1	OVPnDEB0
OVPnC1	OVPnCOUT	OVPnCOFM	OVPnCRS	OVPnCOF4	OVPnCOF3	OVPnCOF2	OVPnCOF1	OVPnCOF0
OVPnC2	—	—	—	—	HYSn1	HYSn0	—	—
OVPnDA	D7	D6	D5	D4	D3	D2	D1	D0

OVPn Register List (n=0, 2, 3, 4, 5)

Register Name	Bit							
	7	6	5	4	3	2	1	0
OVPnC0	OVPnO	OVPnSPOL	OVPnEN	—	—	OVPnDEB2	OVPnDEB1	OVPnDEB0
OVPnC1	OVPnCOUT	OVPnCOFM	OVPnCRS	OVPnCOF4	OVPnCOF3	OVPnCOF2	OVPnCOF1	OVPnCOF0
OVPnC2	DACnEN	—	—	—	HYSn1	HYSn0	OVPnS1	OVPnS0
OVPnDA	D7	D6	D5	D4	D3	D2	D1	D0

OVPn Register List (n=1)

Register Name	Bit							
	7	6	5	4	3	2	1	0
OVPnC0	OVPnO	OVPnSPOL	OVPnEN	—	—	OVPnDEB2	OVPnDEB1	OVPnDEB0
OVPnC1	OVPnCOUT	OVPnCOFM	OVPnCRS	OVPnCOF4	OVPnCOF3	OVPnCOF2	OVPnCOF1	OVPnCOF0
OVPnC2	—	—	—	—	HYSn1	HYSn0	OVPnS1	OVPnS0
OVPnDA	D7	D6	D5	D4	D3	D2	D1	D0

OVPn Register List (n=6)

### • OVPnC0 Register (n=0~6)

Bit	7	6	5	4	3	2	1	0
Name	OVPnO	OVPnSPOL	OVPnEN	—	—	OVPnDEB2	OVPnDEB1	OVPnDEB0
R/W	R	R/W	R/W	—	—	R/W	R/W	R/W
POR	0	0	0	—	—	0	0	0

Bit 7 **OVPnO**: OVPn comparator output bit after debounce

- 0: Positive input voltage < negative input voltage
- 1: Positive input voltage > negative input voltage

Bit 6 **OVPnSPOL**: OVPn debounced output signal polarity Control

- 0: Non-invert
- 1: Invert

This bit will determine the OVPn interrupt occurrence condition when the OVPnO bit changes state from low to high or high to low.

Bit 5 **OVPnEN**: OVPn function enable control bit

- 0: Disable
- 1: Enable

If the OVPnEN bit is cleared to 0, the over voltage protection function is disabled and no power will be consumed. For OVP0 and OVP2~OVP6 this results in the comparator and D/A converter of the OVPn all being switched off. For OVP1, when the OVP1EN bit is cleared to 0, only the comparator is switched off while the D/A converter on/off is controlled by the DAC1EN bit.

- Bit 4~3 Unimplemented, read as “0”
- Bit 2~0 **OVPnDEB2~OVPnDEB0**: OVPn comparator debounce time control bits  
 000: No debounce  
 001:  $(1\sim 2) \times 1/f_{SYS}$   
 010:  $(3\sim 4) \times 1/f_{SYS}$   
 011:  $(7\sim 8) \times 1/f_{SYS}$   
 100:  $(15\sim 16) \times 1/f_{SYS}$   
 101:  $(31\sim 32) \times 1/f_{SYS}$   
 110:  $(63\sim 64) \times 1/f_{SYS}$   
 111:  $(127\sim 128) \times 1/f_{SYS}$

• **OVPnC1 Register (n=0~6)**

Bit	7	6	5	4	3	2	1	0
Name	OVPnCOUT	OVPnCOFM	OVPnCRS	OVPnCOF4	OVPnCOF3	OVPnCOF2	OVPnCOF1	OVPnCOF0
R/W	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	1	0	0	0	0

- Bit 7 **OVPnCOUT**: OVPn comparator output bit before debounce  
 0: Positive input voltage < negative input voltage  
 1: Positive input voltage > negative input voltage
- Bit 6 **OVPnCOFM**: OVPn comparator operation mode selection  
 0: Normal operation  
 1: Input offset voltage calibration mode
- Bit 5 **OVPnCRS**: OVPn comparator input offset voltage calibration reference selection bit  
 0: Input reference voltage comes from negative input  
 1: Input reference voltage comes from positive input
- Bit 4~0 **OVPnCOF4~OVPnCOF0**: OVPn comparator input offset voltage calibration control bits

• **OVPnC2 Register (n=0, 2, 3, 4, 5)**

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	—	HYSn1	HYSn0	—	—
R/W	—	—	—	—	R/W	R/W	—	—
POR	—	—	—	—	0	0	—	—

- Bit 7~4 Unimplemented, read as “0”
- Bit 3~2 **HYSn1~HYSn0**: OVPn comparator hysteresis voltage window control bits  
 Refer to “Over Voltage Protection Electrical Characteristics” table for details.
- Bit 1~0 Unimplemented, read as “0”

• **OVPnC2 Register (n=1)**

Bit	7	6	5	4	3	2	1	0
Name	DACnEN	—	—	—	HYSn1	HYSn0	OVPnS1	OVPnS0
R/W	R/W	—	—	—	R/W	R/W	R/W	R/W
POR	0	—	—	—	0	0	0	0

- Bit 7 **DACnEN**: OVPn D/A Converter enable/disable control  
 0: Disable  
 1: Enable
- Bit 6~4 Unimplemented, read as “0”
- Bit 3~2 **HYSn1~HYSn0**: OVPn comparator hysteresis voltage window control bits  
 Refer to Over Voltage Protection Electrical Characteristics table for details.

Bit 1~0 **OVPnS1~OVPnS0**: OVPn input selection bits  
 00: No choose  
 01: OVPnN  
 10: DAC output  
 11: No choose

Note that in this device the OVP1N pin shares the pin name of OVP026P1N.

• **OVPnC2 Register (n=6)**

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	—	HYSn1	HYSn0	OVPnS1	OVPnS0
R/W	—	—	—	—	R/W	R/W	R/W	R/W
POR	—	—	—	—	0	0	0	0

Bit 7~4 Unimplemented, read as “0”

Bit 3~2 **HYSn1~HYSn0**: OVPn comparator hysteresis voltage window control bits  
 Refer to “Over Voltage Protection Electrical Characteristics” table for details.

Bit 1~0 **OVPnS1~OVPnS0**: OVPn input selection bits  
 00: No choose  
 01: OVPnP0  
 10: OVPnP1  
 11: No choose

Note that in this device the OVP6P0 pin shares the pin name of OVP026P1N, and the OVP6P1 pin shares the pin name of OVP16P.

• **OVPnDA Register (n=0~6)**

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 OVPn DAC output voltage control bits  
 $\text{DAC } V_{\text{OUT}} = (V_{\text{DD}}/256) \times \text{OVPnDA}[7:0]$

**Input Offset Calibration**

As the OVPn inputs are pin-shared with other pin functions, they should be configured as OVPn input pin functions first. It is need to note that before offset calibration, the hysteresis voltage should be zero by clearing the HYSn[1:0] bits to 00. For comparator input offset calibration, the procedures are summarised as the following.

Step1: Set OVPnCOFM=1, OVPnCRS=1, the OVPn is now in the comparator offset calibration mode, S0 and S2 on. To make sure  $V_{\text{OS}}$  as minimise as possible after calibration, the input reference voltage in calibration mode should be the same as input DC operating voltage in normal mode operation.

Step2: Set OVPnCOF[4:0]=00000 and then read the OVPnCOUT bit status after a certain delay.

Step3: Increase the OVPnCOF[4:0] value by 1 and then read the OVPnCOUT bit status after a certain delay.

If the OVPnCOUT state has not changed, repeat Step3 until the OVPnCOUT bit state has changed.


If the OVPnCOUT state has changed, record the OVPnCOF[4:0] value as  $V_{\text{OS1}}$  and then go to Step4.

Step4: Set OVPnCOF[4:0]=11111 and then read the OVPnCOUT bit status after a certain delay.

Step5: Decrease the OVPnCOF[4:0] value by 1 and then read the OVPnCOU bit status after a certain delay.  
 If the OVPnCOU state has not changed, repeat Step5 until the OVPnCOU bit state has changed.  
 If the OVPnCOU state has changed, record the OVPnCOF[4:0] value as  $V_{OS2}$  and then go to Step6.  
 Step6: Restore  $V_{OS}=(V_{OS1}+V_{OS2})/2$  to the OVPnCOF[4:0] bits. The calibration is finished.  
 If  $(V_{OS1}+V_{OS2})/2$  is not integral, discard the decimal.

## 16-bit Multiplication Division Unit – MDU

The device includes a 16-bit Multiplication Division Unit, MDU, which has an integrated 16-bit unsigned multiplier and a 32-bit/16-bit divider. The MDU, in replacing software multiplication and division operations, can therefore save large amounts of computing time as well as Program and Data Memory space. It also reduces the overall microcontroller loading resulting in overall system performance improvements.



**16-Bit MDU Block Diagram**

### MDU Registers

The multiplication and division operations are implemented in a specific way using a specific write access sequence of a series of MDU data registers. The status register, MDUWCTRL, provides an indication regarding MDU operation. The data register is used to store the data regarded as the different operand corresponding to different MDU operations.

Name \ Register	Bit							
	7	6	5	4	3	2	1	0
MDUWR0	D7	D6	D5	D4	D3	D2	D1	D0
MDUWR1	D7	D6	D5	D4	D3	D2	D1	D0
MDUWR2	D7	D6	D5	D4	D3	D2	D1	D0
MDUWR3	D7	D6	D5	D4	D3	D2	D1	D0
MDUWR4	D7	D6	D5	D4	D3	D2	D1	D0
MDUWR5	D7	D6	D5	D4	D3	D2	D1	D0
MDUWCTRL	MDWEF	MDWOV	—	—	—	—	—	—

**MDU Register List**

• MDUWRn Register (n=0~5)

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	x	x	x	x	x	x	x	x

“x” unknown

Bit 7~0 **D7~D0**: 16-bit MDU data register n  
Using the register depends on the current MDU operation  
The MDUWRn (n=0~5) register cannot be read or written until the relevant MDU operation is complete. Otherwise, it will result in abnormal MDU operation results together with the MDU error flag, MDWEF, being set high.

• MDUWCTRL Register

Bit	7	6	5	4	3	2	1	0
Name	MDWEF	MDWOV	—	—	—	—	—	—
R/W	R	R	—	—	—	—	—	—
POR	0	0	—	—	—	—	—	—

Bit 7 **MDWEF**: 16-bit MDU error flag  
0: Normal  
1: Abnormal  
This bit will be set to 1 if the data register MDUWRn is written or read as the MDU operation is executing. This bit should be cleared to 0 by reading the MDUWCTRL register if it is equal to 1 and the MDU operation has completed.

Bit 6 **MDWOV**: 16-bit MDU overflow flag  
0: No overflow occurs  
1: Multiplication product > FFFFH or Divisor=0  
When an operation is completed, this bit will be updated by hardware to a new value corresponding to the current operation situation.

Bit 5~0 Unimplemented, read as “0”

## MDU Operation

For this MDU the multiplication or division operation is carried out in a specific way and is determined by the write access sequence of the six MDU data registers, MDUWR0~MDUWR5. The low byte data, regardless of the dividend, multiplicand, divisor or multiplier, must first be written into the corresponding MDU data register followed by the high byte data. All MDU operations will be executed after the MDUWR5 register is write-accessed together with the correct specific write access sequence of the MDUWRn. Note that it is not necessary to consecutively write data into the MDU data registers but data must be written in a correct write access sequence. Therefore, a non-write MDUWRn instruction or an interrupt, etc., can be inserted into the correct write access sequence without destroying the write operation. The relationship between the write access sequence and the MDU operation is shown as follows:

- 32-bit/16-bit division operation: Write data sequentially into the six MDU data registers from MDUWR0 to MDUWR5.
- 16-bit/16-bit division operation: Write data sequentially into the specific four MDU data registers in the following sequence: MDUWR0, MDUWR1, MDUWR4 and MDUWR5 with no write access to MDUWR2 and MDUWR3.
- 16-bit×16-bit multiplication operation: Write data sequentially into the specific four MDU data register in the following sequence: MDUWR0, MDUWR4, MDUWR1 and MDUWR5 with no write access to MDUWR2 and MDUWR3.

After the specific write access sequence has been implemented, the MDU will start execution of the corresponding operation. The calculation time necessary for these MDU operations are different. During the calculation time any read/write access to the six MDU data registers is forbidden. After the completion of each operation, it is necessary to check the operation status in the MDUWCTRL register to make sure if the operation is correct or not. Then the operation result can be read out from the corresponding MDU data registers in a specific read access sequence if the operation has correctly finished. The necessary calculation time for different MDU operations is listed as follows:

- 32-bit/16-bit division operation:  $17 \times t_{SYS}$
- 16-bit/16-bit division operation:  $9 \times t_{SYS}$
- 16-bit $\times$ 16-bit multiplication operation:  $11 \times t_{SYS}$

The operation results will be stored in the corresponding MDU data registers and should be read out from the MDU data registers using a specific read access sequence after the operation has completed. Note that it is not necessary to consecutively read data out from the MDU data registers however it must be carried out using a correct read access sequence. Therefore, a non-read MDUWRn instruction or an interrupt, etc., can be inserted into the correct read access sequence without destroying the read operation. The relationship between the operation result read access sequence and the MDU operation is shown as follows:

- 32-bit/16-bit division operation: Read the quotient from MDUWR0 to MDUWR3 and remainder from MDUWR4 and MDUWR5 sequentially
- 16-bit/16-bit division operation: Read the quotient from MDUWR0 and MDUWR1 and remainder from MDUWR4 and MDUWR5 sequentially
- 16-bit $\times$ 16-bit multiplication operation: Read the product sequentially from MDUWR0 to MDUWR3

The overall important points for the MDU read/write access sequence and calculation time are summarised in the following table.


Note that the device should not enter the IDLE or SLEEP mode until the MDU operation is totally completed, otherwise the MDU operation will fail.

Operations Items	32-bit/16-bit Division	16-bit/16-bit Division	16-bit $\times$ 16-bit Multiplication
<b>Write Sequence</b> First write ↓ ↓ ↓ ↓ Last write	Dividend Byte 0 written to MDUWR0 Dividend Byte 1 written to MDUWR1 Dividend Byte 2 written to MDUWR2 Dividend Byte 3 written to MDUWR3 Divisor Byte 0 written to MDUWR4 Divisor Byte 1 written to MDUWR5	Dividend Byte 0 written to MDUWR0 Dividend Byte 1 written to MDUWR1 Divisor Byte 0 written to MDUWR4 Divisor Byte 1 written to MDUWR5	Multiplicand Byte 0 written to MDUWR0 Multiplier Byte 0 written to MDUWR4 Multiplicand Byte 1 written to MDUWR1 Multiplier Byte 1 written to MDUWR5
<b>Calculation Time</b>	$17 \times t_{SYS}$	$9 \times t_{SYS}$	$11 \times t_{SYS}$
<b>Read Sequence</b> First read ↓ ↓ ↓ ↓ Last read	Quotient Byte 0 read from MDUWR0 Quotient Byte 1 read from MDUWR1 Quotient Byte 2 read from MDUWR2 Quotient Byte 3 read from MDUWR3 Remainder Byte 0 read from MDUWR4 Remainder Byte 1 read from MDUWR5	Quotient Byte 0 read from MDUWR0 Quotient Byte 1 read from MDUWR1 Remainder Byte 0 read from MDUWR4 Remainder Byte 1 read from MDUWR5	Product Byte 0 written to MDUWR0 Product Byte 1 written to MDUWR1 Product Byte 2 written to MDUWR2 Product Byte 3 written to MDUWR3

**MDU Operations Summary**

## Cyclic Redundancy Check – CRC

The Cyclic Redundancy Check, CRC, calculation unit is an error detection technique test algorithm used to verify data transmission or storage data correctness. A CRC calculation takes a data stream or a block of data as its input and generates a 16-bit output remainder. Ordinarily, a data stream is suffixed by a CRC code and used as a checksum when being sent or stored. Therefore, the received or restored data stream is calculated by the same generator polynomial as described in the following section.



### CRC Registers

The CRC generator contains an 8-bit CRC data input register, CRCIN, and a CRC checksum register pair, CRCDH and CRCDL. The CRCIN register is used to input new data and the CRCDH and CRCDL registers are used to hold the previous CRC calculation result. A CRC control register, CRCCR, is used to select which CRC generating polynomial is used.

Register Name	Bit							
	7	6	5	4	3	2	1	0
CRCCR	—	—	—	—	—	—	—	POLY
CRCIN	D7	D6	D5	D4	D3	D2	D1	D0
CRCDL	D7	D6	D5	D4	D3	D2	D1	D0
CRCDH	D15	D14	D13	D12	D11	D10	D9	D8

CRC Register List

#### • CRCCR Register

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	—	—	—	—	POLY
R/W	—	—	—	—	—	—	—	R/W
POR	—	—	—	—	—	—	—	0

Bit 7~1 Unimplemented, read as “0”

Bit 0 **POLY**: 16-bit CRC generating polynomial selection  
 0: CRC-CCITT:  $X^{16} + X^{12} + X^5 + 1$   
 1: CRC-16:  $X^{16} + X^{15} + X^2 + 1$

• **CRCIN Register**

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0      **D7~D0**: CRC input data register

• **CRCDL Register**

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0      **D7~D0**: 16-bit CRC checksum low byte data register

• **CRCDH Register**

Bit	7	6	5	4	3	2	1	0
Name	D15	D14	D13	D12	D11	D10	D9	D8
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0      **D15~D8**: 16-bit CRC checksum high byte data register

## CRC Operation

The CRC generator provides the 16-bit CRC result calculation based on the CRC16 and CCITT CRC16 polynomials. In this CRC generator, there are only these two polynomials available for the numeric values calculation. It can not support the 16-bit CRC calculations based on any other polynomials.

The following two expressions can be used for the CRC generating polynomial which is determined using the POLY bit in the CRC control register, CRCCR. The CRC calculation result is called as the CRC checksum, CRCSUM, and stored in the CRC checksum register pair, CRCDH and CRCDL.

- CRC-CCITT:  $X^{16} + X^{12} + X^5 + 1$
- CRC-16:  $X^{16} + X^{15} + X^2 + 1$

## CRC Computation

Each write operation to the CRCIN register creates a combination of the previous CRC value stored in the CRCDH and CRCDL registers and the new data input. The CRC unit calculates the CRC data register value is based on byte by byte. It will take one MCU instruction cycle to calculate the CRC checksum.

### CRC Calculation Procedures

1. Clear the checksum register pair, CRCDH and CRCDL.
2. Execute an “Exclusive OR” operation with the 8-bit input data byte and the 16-bit CRCSUM high byte. The result is called the temporary CRCSUM.
3. Shift the temporary CRCSUM value left by one bit and move a “0” into the LSB.
4. Check the shifted temporary CRCSUM value after procedure 3.

If the MSB is 0, then this shifted temporary CRCSUM will be considered as a new temporary CRCSUM. Otherwise, execute an “Exclusive OR” operation with the shifted temporary CRCSUM in procedure 3 and a data “8005H”. Then the operation result will be regarded as the new temporary CRCSUM.

Note that the data to be perform an “Exclusive OR” operation is “8005H” for the CRC-16 polynomial while for the CRC-CCITT polynomial the data is “1021H”.

5. Repeat the procedure 3 ~ procedure 4 until all bits of the input data byte are completely calculated.
6. Repeat the procedure 2 ~ procedure 5 until all of the input data bytes are completely calculated. Then, the latest calculated result is the final CRC checksum, CRCSUM.

#### CRC Calculation Examples

- Write 1 byte input data into the CRCIN register and the corresponding CRC checksum are individually calculated as the following table shown.

CRC Data Input / CRC Polynomial	00H	01H	02H	03H	04H	05H	06H	07H
CRC-CCITT ( $X^{16}+X^{12}+X^5+1$ )	0000H	1021H	2042H	3063H	4084H	50A5H	60C6H	70E7H
CRC-16 ( $X^{16}+X^{15}+X^2+1$ )	0000H	8005H	800FH	000AH	801BH	001EH	0014H	8011H

Note: The initial value of the CRC checksum register pair, CRCDH and CRCDL, is zero before each CRC input data is written into the CRCIN register.

- Write 4 bytes input data into the CRCIN register sequentially and the CRC checksum are sequentially listed in the following table.

CRC Data Input / CRC Polynomial	CRCIN=78H→56H→34H→12H
CRC-CCITT ( $X^{16}+X^{12}+X^5+1$ )	(CRCDH, CRCDL)=FF9FH→BBC3H→A367H→D0FAH
CRC-16 ( $X^{16}+X^{15}+X^2+1$ )	(CRCDH, CRCDL)=0110H→91F1H→F2DEH→5C43H

Note: The initial value of the CRC checksum register pair, CRCDH and CRCDL, is zero before the sequential CRC data input operation.

#### Program Memory CRC Checksum Calculation Example

1. Clear the checksum register pair, CRCDH and CRCDL.
2. Select the CRC-CCITT or CRC-16 polynomial as the generating polynomial using the POLY bit in the CRCCR register.
3. Execute the table read instruction to read the program memory data value.
4. Write the table data low byte into the CRCIN register and execute the CRC calculation with the current CRCSUM value. Then a new CRCSUM result will be obtained and stored in the CRC checksum register pair, CRCDH and CRCDL.
5. Write the table data high byte into the CRCIN register and execute the CRC calculation with the current CRCSUM value. Then a new CRCSUM result will be obtained and stored in the CRC checksum register pair, CRCDH and CRCDL.
6. Repeat the procedure 3 ~ procedure 5 to read the next program memory data value and execute the CRC calculation until all program memory data are read followed by the sequential CRC calculation. Then the value in the CRC checksum register pair is the final CRC calculation result.

## Universal Serial Interface Module – USIM

The device contains a Universal Serial Interface Module, which includes the four-line SPI interface, the two-line I<sup>2</sup>C interface and the two-line UART interface types, to allow an easy method of communication with external peripheral hardware. Having relatively simple communication protocols, these serial interface types allow the microcontroller to interface to external SPI, I<sup>2</sup>C or UART based hardware such as sensors, Flash or EEPROM memory, etc. The USIM interface pins are pin-shared with other I/O pins therefore the USIM interface functional pins must first be selected using the corresponding pin-shared function selection bits. As all the interface types share the same pins and registers, the choice of whether the UART, SPI or I<sup>2</sup>C type is used is made using the UART mode selection bit, named UMD, and the SPI/I<sup>2</sup>C operating mode control bits, named SIM2~SIM0, in the SIMC0 register. These pull-high resistors of the USIM pin-shared I/O are selected using pull-high control registers when the USIM function is enabled and the corresponding pins are used as USIM input pins.


### SPI Interface

The SPI interface is often used to communicate with external peripheral devices such as sensors, Flash or EEPROM memory devices etc. Originally developed by Motorola, the four line SPI interface is a synchronous serial data interface that has a relatively simple communication protocol simplifying the programming requirements when communicating with external hardware devices.

The communication is full duplex and operates as a slave/master type, where the device can be either master or slave. Although the SPI interface specification can control multiple slave devices from a single master, but the device provides only one  $\overline{SCS}$  pin. If the master needs to control multiple slave devices from a single master, the master can use I/O pin to select the slave devices.

### SPI Interface Operation


The SPI interface is a full duplex synchronous serial data link. It is a four line interface with pin names SDI, SDO, SCK and  $\overline{SCS}$ . Pins SDI and SDO are the Serial Data Input and Serial Data Output lines, the SCK pin is the Serial Clock line and  $\overline{SCS}$  is the Slave Select line. As the SPI interface pins are pin-shared with normal I/O pins and with the I<sup>2</sup>C/UART function pins, the SPI interface pins must first be selected by configuring the pin-shared function selection bits and setting the correct bits in the SIMC0 and SIMC2 registers. Communication between devices connected to the SPI interface is carried out in a slave/master mode with all data transfer initiations being implemented by the master. The Master also controls the clock signal. As the device only contains a single  $\overline{SCS}$  pin only one slave device can be utilized. The  $\overline{SCS}$  pin is controlled by software, set CSEN bit to 1 to enable  $\overline{SCS}$  pin function, set CSEN bit to 0 the  $\overline{SCS}$  pin will be floating state.



The SPI function in the device offers the following features:

- Full duplex synchronous data transfer
- Both Master and Slave modes
- LSB first or MSB first data transmission modes
- Transmission complete flag
- Rising or falling active clock edge

The status of the SPI interface pins is determined by a number of factors such as whether the device is in the master or slave mode and upon the condition of certain control bits such as CSEN and SIMEN.



### SPI Registers

There are three internal registers which control the overall operation of the SPI interface. These are the SIMD data register and two control registers, SIMC0 and SIMC2. Note that the SIMC2 and SIMD registers and their POR values are only available when the SPI mode is selected by properly configuring the UMD and SIM2~SIM0 bits in the SIMC0 register.

Register Name	Bit							
	7	6	5	4	3	2	1	0
SIMC0	SIM2	SIM1	SIM0	UMD	SIMDEB1	SIMDEB0	SIMEN	SIMICF
SIMC2	D7	D6	CKPOLB	CKEG	MLS	CSEN	WCOL	TRF
SIMD	D7	D6	D5	D4	D3	D2	D1	D0

**SPI Register List**

### SPI Data Register

The SIMD register is used to store the data being transmitted and received. The same register is used by both the SPI and I<sup>2</sup>C functions. Before the device writes data to the SPI bus, the actual data to be transmitted must be placed in the SIMD register. After the data is received from the SPI bus, the device can read it from the SIMD register. Any transmission or reception of data from the SPI bus must be made via the SIMD register.

• **SIMD Register**

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	x	x	x	x	x	x	x	x

“x”: unknown

Bit 7~0     **D7~D0**: USIM SPI/I<sup>2</sup>C data register bit 7 ~ bit 0

**SPI Control Registers**

There are also two control registers for the SPI interface, SIMC0 and SIMC2. The SIMC0 register is used to control the enable/disable function and to set the data transmission clock frequency. The SIMC2 register is used for other control functions such as LSB/MSB selection, write collision flag etc.

• **SIMC0 Register**

Bit	7	6	5	4	3	2	1	0
Name	SIM2	SIM1	SIM0	UMD	SIMDEB1	SIMDEB0	SIMEN	SIMICF
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	1	1	1	0	0	0	0	0

Bit 7~5     **SIM2~SIM0**: USIM SPI/I<sup>2</sup>C Operating Mode Control

- 000: SPI master mode; SPI clock is  $f_{SYS}/4$
- 001: SPI master mode; SPI clock is  $f_{SYS}/16$
- 010: SPI master mode; SPI clock is  $f_{SYS}/64$
- 011: SPI master mode; SPI clock is  $f_{SUB}$
- 100: SPI master mode; SPI clock is CTM2 CCRP match frequency/2
- 101: SPI slave mode
- 110: I<sup>2</sup>C slave mode
- 111: Unused mode

When the UMD bit is cleared to zero, these bits setup the SPI or I<sup>2</sup>C operating mode of the USIM function. As well as selecting if the I<sup>2</sup>C or SPI function, they are used to control the SPI Master/Slave selection and the SPI Master clock frequency. The SPI clock is a function of the system clock but can also be chosen to be sourced from CTM2 and  $f_{SUB}$ . If the SPI Slave Mode is selected then the clock will be supplied by an external Master device.

Bit 4     **UMD**: UART mode selection bit

- 0: SPI or I<sup>2</sup>C mode
- 1: UART mode

This bit is used to select the UART mode. When this bit is cleared to zero, the actual SPI or I<sup>2</sup>C mode can be selected using the SIM2~SIM0 bits. Note that the UMD bit must be cleared to zero for SPI or I<sup>2</sup>C mode.

Bit 3~2     **SIMDEB1~SIMDEB0**: I<sup>2</sup>C Debounce Time Selection

These bits are only available when the USIM is configured to operate in the I<sup>2</sup>C mode. Refer to the I<sup>2</sup>C register section.

Bit 1     **SIMEN**: USIM SPI/I<sup>2</sup>C Enable Control

- 0: Disable
- 1: Enable

The bit is the overall on/off control for the USIM SPI/I<sup>2</sup>C interface. When the SIMEN bit is cleared to zero to disable the USIM SPI/I<sup>2</sup>C interface, the SDI, SDO, SCK and SCS, or SDA and SCL lines will lose their SPI or I<sup>2</sup>C function and the USIM operating current will be reduced to a minimum value. When the bit is high the USIM SPI/I<sup>2</sup>C interface is enabled. If the USIM is configured to operate as an SPI interface via the UMD and SIM2~SIM0 bits, the contents of the SPI control registers will remain at the previous settings when the SIMEN bit changes from low to high and should therefore

be first initialised by the application program. If the USIM is configured to operate as an I<sup>2</sup>C interface via the UMD and SIM2~SIM0 bits and the SIMEN bit changes from low to high, the contents of the I<sup>2</sup>C control bits such as HTX and TXAK will remain at the previous settings and should therefore be first initialised by the application program while the relevant I<sup>2</sup>C flags such as HCF, HAAS, HBB, SRW and RXAK will be set to their default states.

- Bit 0 **SIMICF**: USIM SPI Incomplete Flag  
 0: USIM SPI incomplete condition is not occurred  
 1: USIM SPI incomplete condition is occurred

This bit is only available when the USIM is configured to operate in an SPI slave mode. If the SPI operates in the slave mode with the SIMEN and CSEN bits both being set to 1 but the  $\overline{SCS}$  line is pulled high by the external master device before the SPI data transfer is completely finished, the SIMICF bit will be set to 1 together with the TRF bit. When this condition occurs, the corresponding interrupt will occur if the interrupt function is enabled. However, the TRF bit will not be set to 1 if the SIMICF bit is set to 1 by software application program.

• **SIMC2 Register**

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	CKPOLB	CKEG	MLS	CSEN	WCOL	TRF
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

- Bit 7~6 **D7~D6**: Undefined bits

These bits can be read or written by the application program.

- Bit 5 **CKPOLB**: SPI clock line base condition selection  
 0: The SCK line will be high when the clock is inactive  
 1: The SCK line will be low when the clock is inactive

The CKPOLB bit determines the base condition of the clock line, if the bit is high, then the SCK line will be low when the clock is inactive. When the CKPOLB bit is low, then the SCK line will be high when the clock is inactive.

- Bit 4 **CKEG**: SPI SCK clock active edge type selection  
 CKPOLB=0  
 0: SCK is high base level and data capture at SCK rising edge  
 1: SCK is high base level and data capture at SCK falling edge  
 CKPOLB=1  
 0: SCK is low base level and data capture at SCK falling edge  
 1: SCK is low base level and data capture at SCK rising edge

The CKEG and CKPOLB bits are used to setup the way that the clock signal outputs and inputs data on the SPI bus. These two bits must be configured before data transfer is executed otherwise an erroneous clock edge may be generated. The CKPOLB bit determines the base condition of the clock line, if the bit is high, then the SCK line will be low when the clock is inactive. When the CKPOLB bit is low, then the SCK line will be high when the clock is inactive. The CKEG bit determines active clock edge type which depends upon the condition of CKPOLB bit.

- Bit 3 **MLS**: SPI data shift order  
 0: LSB first  
 1: MSB first




This is the data shift select bit and is used to select how the data is transferred, either MSB or LSB first. Setting the bit high will select MSB first and low for LSB first.

- Bit 2      **CSEN**: SPI  $\overline{SCS}$  pin control  
             0: Disable  
             1: Enable  
 The CSEN bit is used as an enable/disable for the  $\overline{SCS}$  pin. If this bit is low, then the  $\overline{SCS}$  pin will be disabled and placed into a floating condition. If the bit is high the  $\overline{SCS}$  pin will be enabled and used as a select pin.
- Bit 1      **WCOL**: SPI write collision flag  
             0: No collision  
             1: Collision  
 The WCOL flag is used to detect if a data collision has occurred. If this bit is high it means that data has been attempted to be written to the SIMD register during a data transfer operation. This writing operation will be ignored if data is being transferred. The bit can be cleared by the application program.
- Bit 0      **TRF**: SPI Transmit/Receive complete flag  
             0: SPI data is being transferred  
             1: SPI data transmission is completed  
 The TRF bit is the Transmit/Receive Complete flag and is set “1” automatically when an SPI data transmission is completed, but must set to “0” by the application program. It can be used to generate an interrupt.


### SPI Communication

After the SPI interface is enabled by setting the SIMEN bit high, then in the Master Mode, when data is written to the SIMD register, transmission/reception will begin simultaneously. When the data transfer is completed, the TRF flag will be set high automatically, but must be cleared using the application program. In the Slave Mode, when the clock signal from the master has been received, any data in the SIMD register will be transmitted and any data on the SDI pin will be shifted into the SIMD register. The master should output an  $\overline{SCS}$  signal to enable the slave devices before a clock signal is provided. The slave data to be transferred should be well prepared at the appropriate moment relative to the SCK signal depending upon the configurations of the CKPOLB bit and CKEG bit. The accompanying timing diagram shows the relationship between the slave data and SCK signal for various configurations of the CKPOLB and CKEG bits.

The SPI will continue to function in certain IDLE Modes if the clock source used by the SPI interface is still active.



Note: For SPI slave mode, if SIMEN=1 and CSEN=0, SPI is always enabled and ignores the SCS level.



**SPI Transfer Control Flowchart**

**SPI Bus Enable/Disable**

To enable the SPI bus, set CSEN=1 and  $\overline{SCS}$ =0, then wait for data to be written into the SIMD (TXRX buffer) register. For the Master Mode, after data has been written to the SIMD (TXRX buffer) register, then transmission or reception will start automatically. When all the data has been transferred, the TRF bit should be set. For the Slave Mode, when clock pulses are received on SCK, data in the TXRX buffer will be shifted out or data on SDI will be shifted in.

When the SPI bus is disabled, SCK, SDI, SDO and  $\overline{SCS}$  can become I/O pins or other pin-shared functions using the corresponding pin-shared control bits.

**SPI Operation Steps**

All communication is carried out using the 4-line interface for either Master or Slave Mode.

The CSEN bit in the SIMC2 register controls the overall function of the SPI interface. Setting this bit high will enable the SPI interface by allowing the  $\overline{SCS}$  line to be active, which can then be used to control the SPI interface. If the CSEN bit is low, the SPI interface will be disabled and the  $\overline{SCS}$  line will be in a floating condition and can therefore not be used for control of the SPI interface. If the CSEN bit and the SIMEN bit in the SIMC0 are set high, this will place the SDI line in a

floating condition and the SDO line high. If in Master Mode the SCK line will be either high or low depending upon the clock polarity selection bit CKPOLB in the SIMC2 register. If in Slave Mode the SCK line will be in a floating condition. If the SIMEN bit is low, then the bus will be disabled and  $\overline{SCS}$ , SDI, SDO and SCK will all become I/O pins or the other functions using the corresponding pin-shared control bits. In the Master Mode the Master will always generate the clock signal. The clock and data transmission will be initiated after data has been written into the SIMD register. In the Slave Mode, the clock signal will be received from an external master device for both data transmission and reception. The following sequences show the order to be followed for data transfer in both Master and Slave Mode.

#### Master Mode

- Step 1  
Select the SPI Master mode and clock source using the UMD and SIM2~SIM0 bits in the SIMC0 control register.
- Step 2  
Setup the CSEN bit and setup the MLS bit to choose if the data is MSB or LSB first, this setting must be the same with the Slave devices.
- Step 3  
Setup the SIMEN bit in the SIMC0 control register to enable the SPI interface.
- Step 4  
For write operations: write the data to the SIMD register, which will actually place the data into the TXRX buffer. Then use the SCK and  $\overline{SCS}$  lines to output the data. After this, go to step 5.  
For read operations: the data transferred in on the SDI line will be stored in the TXRX buffer until all the data has been received at which point it will be latched into the SIMD register.
- Step 5  
Check the WCOL bit if set high then a collision error has occurred so return to step 4. If equal to zero then go to the following step.
- Step 6  
Check the TRF bit or wait for a USIM SPI serial bus interrupt.
- Step 7  
Read data from the SIMD register.
- Step 8  
Clear TRF.
- Step 9  
Go to step 4.

#### Slave Mode

- Step 1  
Select the SPI Slave mode using the UMD and SIM2~SIM0 bits in the SIMC0 control register
- Step 2  
Setup the CSEN bit and setup the MLS bit to choose if the data is MSB or LSB first, this setting must be the same with the Master devices.
- Step 3  
Setup the SIMEN bit in the SIMC0 control register to enable the SPI interface.
- Step 4  
For write operations: write the data to the SIMD register, which will actually place the data into the TXRX buffer. Then wait for the master clock SCK and  $\overline{SCS}$  signal. After this, go to step 5.

For read operations: the data transferred in on the SDI line will be stored in the TXRX buffer until all the data has been received at which point it will be latched into the SIMD register.


- Step 5  
Check the WCOL bit if set high then a collision error has occurred so return to step 4. If equal to zero then go to the following step.
- Step 6  
Check the TRF bit or wait for a USIM SPI serial bus interrupt.
- Step 7  
Read data from the SIMD register.
- Step 8  
Clear TRF.
- Step 9  
Go to step 4.

**Error Detection**

The WCOL bit in the SIMC2 register is provided to indicate errors during data transfer. The bit is set by the SPI serial Interface but must be cleared by the application program. This bit indicates that a data collision has occurred which happens if a write to the SIMD register takes place during a data transfer operation and will prevent the write operation from continuing.

**I<sup>2</sup>C Interface**


The I<sup>2</sup>C interface is used to communicate with external peripheral devices such as sensors, EEPROM memory etc. Originally developed by Philips, it is a two line low speed serial interface for synchronous serial data transfer. The advantage of only two lines for communication, relatively simple communication protocol and the ability to accommodate multiple devices on the same bus has made it an extremely popular interface type for many applications.




**I<sup>2</sup>C Interface Operation**

The I<sup>2</sup>C serial interface is a two line interface, a serial data line, SDA, and serial clock line, SCL. As many devices may be connected together on the same bus, their outputs are both open drain types. For this reason it is necessary that external pull-high resistors are connected to these outputs. Note that no chip select line exists, as each device on the I<sup>2</sup>C bus is identified by a unique address which will be transmitted and received on the I<sup>2</sup>C bus.

When two devices communicate with each other on the bidirectional I<sup>2</sup>C bus, one is known as the master device and one as the slave device. Both master and slave can transmit and receive data, however, it is the master device that has overall control of the bus. For the device, which only operates in slave mode, there are two methods of transferring data on the I<sup>2</sup>C bus, the slave transmit mode and the slave receive mode. The pull-high control function pin-shared with SCL/SDA pin is still applicable even if I<sup>2</sup>C device is activated and the related internal pull-high register could be controlled by its corresponding pull-high control register.



I<sup>2</sup>C Block Diagram



I<sup>2</sup>C Interface Operation

The SIMDEB1 and SIMDEB0 bits determine the debounce time of the I<sup>2</sup>C interface. This uses the internal clock to in effect add a debounce time to the external clock to reduce the possibility of glitches on the clock line causing erroneous operation. The debounce time, if selected, can be chosen to be either 2 or 4 system clocks. To achieve the required I<sup>2</sup>C data transfer speed, there exists a relationship between the system clock,  $f_{SYS}$ , and the I<sup>2</sup>C debounce time. For either the I<sup>2</sup>C Standard or Fast mode operation, users must take care of the selected system clock frequency and the configured debounce time to match the criterion shown in the following table.

I <sup>2</sup> C Debounce Time Selection	I <sup>2</sup> C Standard Mode (100kHz)	I <sup>2</sup> C Fast Mode (400kHz)
No Debounce	$f_{SYS} > 2\text{MHz}$	$f_{SYS} > 5\text{MHz}$
2 system clock debounce	$f_{SYS} > 4\text{MHz}$	$f_{SYS} > 10\text{MHz}$
4 system clock debounce	$f_{SYS} > 8\text{MHz}$	$f_{SYS} > 20\text{MHz}$

I<sup>2</sup>C Minimum  $f_{SYS}$  Frequency Requirements

### I<sup>2</sup>C Registers

There are three control registers associated with the I<sup>2</sup>C bus, SIMC0, SIMC1 and SIMTOC, one address register SIMA and one data register, SIMD. Note that the SIMC1, SIMD, SIMA and SIMTOC registers and their POR values are only available when the I<sup>2</sup>C mode is selected by properly configuring the UMD and SIM2~SIM0 bits in the SIMC0 register.

Register Name	Bit							
	7	6	5	4	3	2	1	0
SIMC0	SIM2	SIM1	SIM0	UMD	SIMDEB1	SIMDEB0	SIMEN	SIMICF
SIMC1	HCF	HAAS	HBB	HTX	TXAK	SRW	IAMWU	RXAK
SIMD	D7	D6	D5	D4	D3	D2	D1	D0
SIMA	SIMA6	SIMA5	SIMA4	SIMA3	SIMA2	SIMA1	SIMA0	D0
SIMTOC	SIMTOEN	SIMTOF	SIMTOS5	SIMTOS4	SIMTOS3	SIMTOS2	SIMTOS1	SIMTOS0

I<sup>2</sup>C Register List

### I<sup>2</sup>C Data Register

The SIMD register is used to store the data being transmitted and received. The same register is used by both the SPI and I<sup>2</sup>C functions. Before the device writes data to the I<sup>2</sup>C bus, the actual data to be transmitted must be placed in the SIMD register. After the data is received from the I<sup>2</sup>C bus, the device can read it from the SIMD register. Any transmission or reception of data from the I<sup>2</sup>C bus must be made via the SIMD register.

#### • SIMD Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	x	x	x	x	x	x	x	x

“x”: unknown

Bit 7~0      **D7~D0**: USIM SPI/I<sup>2</sup>C data register bit 7 ~ bit 0

### I<sup>2</sup>C Address Register

The SIMA register is also used by the SPI interface but has the name SIMC2. The SIMA register is the location where the 7-bit slave address of the slave device is stored. Bits 7~1 of the SIMA register define the device slave address. Bit 0 is not defined. When a master device, which is connected to the I<sup>2</sup>C bus, sends out an address, which matches the slave address in the SIMA register, the slave device will be selected.

#### • SIMA Register

Bit	7	6	5	4	3	2	1	0
Name	SIMA6	SIMA5	SIMA4	SIMA3	SIMA2	SIMA1	SIMA0	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~1      **SIMA6~SIMA0**: I<sup>2</sup>C slave address  
SIMA6~SIMA0 is the I<sup>2</sup>C slave address bit 6~bit 0.

Bit 0      **D0**: Reserved bit, can be read or written

**I<sup>2</sup>C Control Registers**

There are three control registers for the I<sup>2</sup>C interface, SIMC0, SIMC1 and SIMTOC. The SIMC0 register is used to control the enable/disable function and to set the data transmission clock frequency. The SIMC1 register contains the relevant flags which are used to indicate the I<sup>2</sup>C communication status. Another register, SIMTOC, is used to control the I<sup>2</sup>C time-out function and is described in the corresponding section.

**• SIMC0 Register**

Bit	7	6	5	4	3	2	1	0
Name	SIM2	SIM1	SIM0	UMD	SIMDEB1	SIMDEB0	SIMEN	SIMICF
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	1	1	1	0	0	0	0	0

Bit 7~5 **SIM2~SIM0**: USIM SPI/I<sup>2</sup>C Operating Mode Control  
 000: SPI master mode; SPI clock is  $f_{SYS}/4$   
 001: SPI master mode; SPI clock is  $f_{SYS}/16$   
 010: SPI master mode; SPI clock is  $f_{SYS}/64$   
 011: SPI master mode; SPI clock is  $f_{SUB}$   
 100: SPI master mode; SPI clock is CTM2 CCRP match frequency/2  
 101: SPI slave mode  
 110: I<sup>2</sup>C slave mode  
 111: Unused mode

When the UMD bit is cleared to zero, these bits setup the SPI or I<sup>2</sup>C operating mode of the USIM function. As well as selecting if the I<sup>2</sup>C or SPI function, they are used to control the SPI Master/Slave selection and the SPI Master clock frequency. The SPI clock is a function of the system clock but can also be chosen to be sourced from CTM and  $f_{SUB}$ . If the SPI Slave Mode is selected then the clock will be supplied by an external Master device.

Bit 4 **UMD**: UART mode selection bit  
 0: SPI or I<sup>2</sup>C mode  
 1: UART mode

This bit is used to select the UART mode. When this bit is cleared to zero, the actual SPI or I<sup>2</sup>C mode can be selected using the SIM2~SIM0 bits. Note that the UMD bit must be cleared to zero for SPI or I<sup>2</sup>C mode.

Bit 3~2 **SIMDEB1~SIMDEB0**: I<sup>2</sup>C Debounce Time Selection  
 00: Undefined  
 01: 2 system clock debounce  
 1x: 4 system clock debounce

These bits are used to select the I<sup>2</sup>C debounce time when the USIM is configured as the I<sup>2</sup>C interface function by setting the UMD bit to “0” and the SIM2~SIM0 bits to “110”.

Bit 1 **SIMEN**: USIM SPI/I<sup>2</sup>C Enable Control  
 0: Disable  
 1: Enable

The bit is the overall on/off control for the USIM SPI/I<sup>2</sup>C interface. When the SIMEN bit is cleared to zero to disable the USIM SPI/I<sup>2</sup>C interface, the SDI, SDO, SCK and  $\overline{SCS}$ , or SDA and SCL lines will lose their SPI or I<sup>2</sup>C function and the USIM operating current will be reduced to a minimum value. When the bit is high the USIM SPI/I<sup>2</sup>C interface is enabled. If the USIM is configured to operate as an SPI interface via the UMD and SIM2~SIM0 bits, the contents of the SPI control registers will remain at the previous settings when the SIMEN bit changes from low to high and should therefore be first initialised by the application program. If the USIM is configured to operate as an I<sup>2</sup>C interface via the UMD and SIM2~SIM0 bits and the SIMEN bit changes from low to high, the contents of the I<sup>2</sup>C control bits such as HTX and TXAK will remain

at the previous settings and should therefore be first initialised by the application program while the relevant I<sup>2</sup>C flags such as HCF, HAAS, HBB, SRW and RXAK will be set to their default states.

**Bit 0**      **SIMICF:** USIM SPI Incomplete Flag  
This bit is only available when the USIM is configured to operate in an SPI slave mode. Refer to the SPI register section.

• **SIMC1 Register**

Bit	7	6	5	4	3	2	1	0
Name	HCF	HAAS	HBB	HTX	TXAK	SRW	IAMWU	RXAK
R/W	R	R	R	R/W	R/W	R	R/W	R
POR	1	0	0	0	0	0	0	1

**Bit 7**      **HCF:** I<sup>2</sup>C Bus data transfer completion flag  
0: Data is being transferred  
1: Completion of an 8-bit data transfer  
The HCF flag is the data transfer flag. This flag will be zero when data is being transferred. Upon completion of an 8-bit data transfer the flag will go high and an interrupt will be generated.

**Bit 6**      **HAAS:** I<sup>2</sup>C Bus address match flag  
0: Not address match  
1: Address match  
The HAAS flag is the address match flag. This flag is used to determine if the slave device address is the same as the master transmit address. If the addresses match then this bit will be high, if there is no match then the flag will be low.

**Bit 5**      **HBB:** I<sup>2</sup>C Bus busy flag  
0: I<sup>2</sup>C Bus is not busy  
1: I<sup>2</sup>C Bus is busy  
The HBB flag is the I<sup>2</sup>C busy flag. This flag will be “1” when the I<sup>2</sup>C bus is busy which will occur when a START signal is detected. The flag will be set to “0” when the bus is free which will occur when a STOP signal is detected.

**Bit 4**      **HTX:** I<sup>2</sup>C slave device is transmitter or receiver selection  
0: Slave device is the receiver  
1: Slave device is the transmitter

**Bit 3**      **TXAK:** I<sup>2</sup>C Bus transmit acknowledge flag  
0: Slave send acknowledge flag  
1: Slave do not send acknowledge flag  
The TXAK bit is the transmit acknowledge flag. After the slave device receipt of 8 bits of data, this bit will be transmitted to the bus on the 9th clock from the slave device. The slave device must always set TXAK bit to “0” before further data is received.


**Bit 2**      **SRW:** I<sup>2</sup>C Slave Read/Write flag  
0: Slave device should be in receive mode  
1: Slave device should be in transmit mode  
The SRW flag is the I<sup>2</sup>C Slave Read/Write flag. This flag determines whether the master device wishes to transmit or receive data from the I<sup>2</sup>C bus. When the transmitted address and slave address is match, that is when the HAAS flag is set high, the slave device will check the SRW flag to determine whether it should be in transmit mode or receive mode. If the SRW flag is high, the master is requesting to read data from the bus, so the slave device should be in transmit mode. When the SRW flag is zero, the master will write data to the bus, therefore the slave device should be in receive mode to read this data.

Bit 1	<b>IAMWU:</b> I <sup>2</sup> C Address Match Wake-up control 0: Disable 1: Enable  This bit should be set to 1 to enable the I <sup>2</sup> C address match wake up from the SLEEP or IDLE Mode. If the IAMWU bit has been set before entering either the SLEEP or IDLE mode to enable the I <sup>2</sup> C address match wake up, then this bit must be cleared by the application program after wake-up to ensure correction device operation.
Bit 0	<b>RXAK:</b> I <sup>2</sup> C Bus Receive acknowledge flag 0: Slave receive acknowledge flag 1: Slave does not receive acknowledge flag  The RXAK flag is the receiver acknowledge flag. When the RXAK flag is “0”, it means that a acknowledge signal has been received at the 9th clock, after 8 bits of data have been transmitted. When the slave device in the transmit mode, the slave device checks the RXAK flag to determine if the master receiver wishes to receive the next byte. The slave transmitter will therefore continue sending out data until the RXAK flag is “1”. When this occurs, the slave transmitter will release the SDA line to allow the master to send a STOP signal to release the I <sup>2</sup> C Bus.

### **I<sup>2</sup>C Bus Communication**

Communication on the I<sup>2</sup>C bus requires four separate steps, a START signal, a slave device address transmission, a data transmission and finally a STOP signal. When a START signal is placed on the I<sup>2</sup>C bus, all devices on the bus will receive this signal and be notified of the imminent arrival of data on the bus. The first seven bits of the data will be the slave address with the first bit being the MSB. If the address of the slave device matches that of the transmitted address, the HAAS bit in the SIMC1 register will be set and an USIM interrupt will be generated. After entering the interrupt service routine, the slave device must first check the condition of the HAAS and SIMTOF bits to determine whether the interrupt source originates from an address match or from the completion of an 8-bit data transfer completion or from the I<sup>2</sup>C bus time-out occurrence. During a data transfer, note that after the 7-bit slave address has been transmitted, the following bit, which is the 8th bit, is the read/write bit whose value will be placed in the SRW bit. This bit will be checked by the slave device to determine whether to go into transmit or receive mode. Before any transfer of data to or from the I<sup>2</sup>C bus, the microcontroller must initialise the bus, the following are steps to achieve this:

- Step 1  
Set the UMD, SIM2~SIM0 and SIMEN bits in the SIMC0 register to “0”, “110” and “1” respectively to enable the I<sup>2</sup>C bus.
- Step 2  
Write the slave address of the device to the I<sup>2</sup>C bus address register SIMA.
- Step 3  
Set the USIME interrupt enable bit of the interrupt control register to enable the USIM interrupt.



**I<sup>2</sup>C Bus Initialisation Flow Chart**

### I<sup>2</sup>C Bus Start Signal

The START signal can only be generated by the master device connected to the I<sup>2</sup>C bus and not by the slave device. This START signal will be detected by all devices connected to the I<sup>2</sup>C bus. When detected, this indicates that the I<sup>2</sup>C bus is busy and therefore the HBB bit will be set. A START condition occurs when a high to low transition on the SDA line takes place when the SCL line remains high.

### I<sup>2</sup>C Slave Address

The transmission of a START signal by the master will be detected by all devices on the I<sup>2</sup>C bus. To determine which slave device the master wishes to communicate with, the address of the slave device will be sent out immediately following the START signal. All slave devices, after receiving this 7-bit address data, will compare it with their own 7-bit slave address. If the address sent out by the master matches the internal address of the microcontroller slave device, then an internal USIM I<sup>2</sup>C bus interrupt signal will be generated. The next bit following the address, which is the 8th bit, defines the read/write status and will be saved to the SRW bit of the SIMC1 register. The slave device will then transmit an acknowledge bit, which is a low level, as the 9th bit. The slave device will also set the status flag HAAS when the addresses match.

As an USIM I<sup>2</sup>C bus interrupt can come from three sources, when the program enters the interrupt subroutine, the HAAS and SIMTOF bits should be examined to see whether the interrupt source has come from a matching slave address or from the completion of a data byte transfer or from the I<sup>2</sup>C bus time-out occurrence. When a slave address is matched, the device must be placed in either the transmit mode and then write data to the SIMD register, or in the receive mode where it must implement a dummy read from the SIMD register to release the SCL line.

### I<sup>2</sup>C Bus Read/Write Signal



The SRW bit in the SIMC1 register defines whether the master device wishes to read data from the I<sup>2</sup>C bus or write data to the I<sup>2</sup>C bus. The slave device should examine this bit to determine if it is to be a transmitter or a receiver. If the SRW flag is “1” then this indicates that the master device wishes to read data from the I<sup>2</sup>C bus, therefore the slave device must be setup to send data to the I<sup>2</sup>C bus as a transmitter. If the SRW flag is “0” then this indicates that the master wishes to send data to the I<sup>2</sup>C bus, therefore the slave device must be setup to read data from the I<sup>2</sup>C bus as a receiver.

### I<sup>2</sup>C Bus Slave Address Acknowledge Signal

After the master has transmitted a calling address, any slave device on the I<sup>2</sup>C bus, whose own internal address matches the calling address, must generate an acknowledge signal. The acknowledge signal will inform the master that a slave device has accepted its calling address. If no acknowledge signal is received by the master then a STOP signal must be transmitted by the master to end the communication. When the HAAS flag is high, the addresses have matched and the slave device must check the SRW flag to determine if it is to be a transmitter or a receiver. If the SRW flag is high, the slave device should be setup to be a transmitter so the HTX bit in the SIMC1 register should be set to “1”. If the SRW flag is low, then the microcontroller slave device should be setup as a receiver and the HTX bit in the SIMC1 register should be set to “0”.


### I<sup>2</sup>C Bus Data and Acknowledge Signal

The transmitted data is 8-bit wide and is transmitted after the slave device has acknowledged receipt of its slave address. The order of serial bit transmission is the MSB first and the LSB last. After receipt of 8 bits of data, the receiver must transmit an acknowledge signal, level “0”, before it can receive the next data byte. If the slave transmitter does not receive an acknowledge bit signal from the master receiver, then the slave transmitter will release the SDA line to allow the master to send a STOP signal to release the I<sup>2</sup>C Bus. The corresponding data will be stored in the SIMD register. If setup as a transmitter, the slave device must first write the data to be transmitted into the SIMD register. If setup as a receiver, the slave device must read the transmitted data from the SIMD register. When the slave receiver receives the data byte, it must generate an acknowledge bit, known as TXAK, on the 9th clock. The slave device, which is setup as a transmitter will check the RXAK bit in the SIMC1 register to determine if it is to send another data byte, if not then it will release the SDA line and await the receipt of a STOP signal from the master.



**I<sup>2</sup>C Communication Timing Diagram**


Note: When a slave address is matched, the device must be placed in either the transmit mode and then write data to the SIMD register, or in the receive mode where it must implement a dummy read from the SIMD register to release the SCL line.



**I<sup>2</sup>C Bus ISR Flow Chart**

**I<sup>2</sup>C Time-out Control**

In order to reduce the problem of I<sup>2</sup>C lockup due to reception of erroneous clock sources, a time-out function is provided. If the clock source to the I<sup>2</sup>C is not received for a while, then the I<sup>2</sup>C circuitry and registers will be reset after a certain time-out period. The time-out counter starts counting on an I<sup>2</sup>C bus “START” & “address match” condition, and is cleared by an SCL falling edge. Before the next SCL falling edge arrives, if the time elapsed is greater than the time-out setup by the SIMTOC register, then a time-out condition will occur. The time-out function will stop when an I<sup>2</sup>C “STOP” condition occurs.



When an I<sup>2</sup>C time-out counter overflow occurs, the counter will stop and the SIMTOEN bit will be cleared to zero and the SIMTOF bit will be set high to indicate that a time-out condition has occurred. The time-out condition will also generate an interrupt which uses the USIM interrupt vector. When an I<sup>2</sup>C time-out occurs, the I<sup>2</sup>C internal circuitry will be reset and the registers will be reset into the following condition:

Registers	After I <sup>2</sup> C Time-out
SIMD, SIMA, SIMC0	No change
SIMC1	Reset to POR condition

**I<sup>2</sup>C Registers after Time-out**

The SIMTOF flag can be cleared by the application program. There are 64 time-out periods which can be selected using SIMTOS bit field in the SIMTOC register. The time-out time is given by the formula:  $((1\sim64)\times32)/f_{SUB}$ . This gives a time-out period which ranges from about 1ms to 64ms.

• **SIMTOC Register**

Bit	7	6	5	4	3	2	1	0
Name	SIMTOEN	SIMTOF	SIMTOS5	SIMTOS4	SIMTOS3	SIMTOS2	SIMTOS1	SIMTOS0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7      **SIMTOEN**: USIM I<sup>2</sup>C Time-out control

0: Disable

1: Enable

Bit 6      **SIMTOF**: USIM I<sup>2</sup>C Time-out flag

0: No time-out occurred

1: Time-out occurred

This bit is set high when time-out occurs and can only be cleared by application program.

Bit 5~0    **SIMTOS5~SIMTOS0**: USIM I<sup>2</sup>C Time-out period selection

I<sup>2</sup>C time-out clock source is  $f_{SUB}/32$ .


I<sup>2</sup>C time-out time is equal to  $(SIMTOS[5:0]+1) \times (32/f_{SUB})$ .

### UART Interface

The device contains an integrated full-duplex asynchronous serial communications UART interface that enables communication with external devices that contain a serial interface. The UART function has many features and can transmit and receive data serially by transferring a frame of data with eight or nine data bits per transmission as well as being able to detect errors when the data is overwritten or incorrectly framed. The UART function shares the same internal interrupt vector with the SPI and I<sup>2</sup>C interfaces which can be used to indicate when a reception occurs or when a transmission terminates.

The integrated UART function contains the following features:

- Full-duplex, asynchronous communication
- 8 or 9 bits character length
- Even, odd or no parity options
- One or two stop bits
- Baud rate generator with 8-bit prescaler
- Parity, framing, noise and overrun error detection
- Support for interrupt on address detect (last character bit=1)
- Separately enabled transmitter and receiver
- 2-byte Deep FIFO Receive Data Buffer
- RX pin wake-up function
- Transmit and receive interrupts
- Interrupts can be triggered by the following conditions:
  - ♦ Transmitter Empty
  - ♦ Transmitter Idle
  - ♦ Receiver Full
  - ♦ Receiver Overrun
  - ♦ Address Mode Detect



UART Data Transfer Block Diagram

### UART External Pins

To communicate with an external serial interface, the internal UART has two external pins known as TX and RX. The TX and RX pins are the UART transmitter and receiver pins respectively. The TX and RX pin function should first be selected by the corresponding pin-shared function selection register before the UART function is used. Along with the UMD bit, the UREN bit, the UTXEN and URXEN bits, if set, will setup these pins to their respective TX output and RX input conditions and disable any pull-high resistor option which may exist on the TX and RX pins. When the TX or RX pin function is disabled by clearing the UMD, UREN, UTXEN or URXEN bit, the TX or RX pin will be set to a floating state. At this time whether the internal pull-high resistor is connected to the TX or RX pin or not is determined by the corresponding I/O pull-high function control bit.

### UART Data Transfer Scheme

The above block diagram shows the overall data transfer structure arrangement for the UART. The actual data to be transmitted from the MCU is first transferred to the UTXR\_RXR register by the application program. The data will then be transferred to the Transmit Shift Register from where it will be shifted out, LSB first, onto the TX pin at a rate controlled by the Baud Rate Generator. Only the UTXR\_RXR register is mapped onto the MCU Data Memory, the Transmit Shift Register is not mapped and is therefore inaccessible to the application program.

Data to be received by the UART is accepted on the external RX pin, from where it is shifted in, LSB first, to the Receiver Shift Register at a rate controlled by the Baud Rate Generator. When the shift register is full, the data will then be transferred from the shift register to the internal UTXR\_RXR register, where it is buffered and can be manipulated by the application program. Only the UTXR\_RXR register is mapped onto the MCU Data Memory, the Receiver Shift Register is not mapped and is therefore inaccessible to the application program.

It should be noted that the actual register for data transmission and reception only exists as a single shared register in the Data Memory. This shared register known as the UTXR\_RXR register is used for both data transmission and data reception.

### UART Status and Control Registers

There are six control registers associated with the UART function. The UMD bit in the SIMC0 register can be used to select the UART mode. The UUSR, UUCR1 and UUCR2 registers control the overall function of the UART, while the UBRG register controls the Baud rate. The actual data to be transmitted and received on the serial interface is managed through the UTXR\_RXR data register. Note that UART related registers and their POR values are only available when the UART mode is selected by setting the UMD bit in the SIMC0 register to "1".

Register Name	Bit							
	7	6	5	4	3	2	1	0
SIMC0	SIM2	SIM1	SIM0	UMD	SIMDEB1	SIMDEB0	SIMEN	SIMICF
UUSR	UPERR	UNF	UFERR	UOERR	URIDLE	URXIF	UTIDLE	UTXIF
UUCR1	UREN	UBNO	UPREN	UPRT	USTOPS	UTXBRK	URX8	UTX8
UUCR2	UTXEN	URXEN	UBRGH	UADDEN	UWAKE	URIE	UTIIE	UTEIE
UTXR_RXR	UTXR7	UTXR6	UTXR5	UTXR4	UTXR3	UTXR2	UTXR1	UTXR0
UBRG	UBRG7	UBRG6	UBRG5	UBRG4	UBRG3	UBRG2	UBRG1	UBRG0

**UART Register List**

• **SIMC0 Register**

Bit	7	6	5	4	3	2	1	0
Name	SIM2	SIM1	SIM0	UMD	SIMDEB1	SIMDEB0	SIMEN	SIMICF
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	1	1	1	0	0	0	0	0

- Bit 7~5     **SIM2~SIM0**: USIM SPI/I<sup>2</sup>C Operating Mode Control  
When the UMD bit is cleared to zero, these bits setup the SPI or I<sup>2</sup>C operating mode of the USIM function. Refer to the SPI or I<sup>2</sup>C register section for more details.
- Bit 4     **UMD**: UART mode selection bit  
0: SPI or I<sup>2</sup>C mode  
1: UART mode  
This bit is used to select the UART mode. When this bit is cleared to zero, the actual SPI or I<sup>2</sup>C mode can be selected using the SIM2~SIM0 bits. Note that the UMD bit must be cleared to zero for SPI or I<sup>2</sup>C mode.
- Bit 3~2     **SIMDEB1~SIMDEB0**: I<sup>2</sup>C Debounce Time Selection  
Refer to the I<sup>2</sup>C register section.
- Bit 1     **SIMEN**: USIM SPI/I<sup>2</sup>C Enable Control  
This bit is only available when the USIM is configured to operate in an SPI or I<sup>2</sup>C mode with the UMD bit low. Refer to the SPI or I<sup>2</sup>C register section for more details.
- Bit 0     **SIMICF**: USIM SPI Incomplete Flag  
Refer to the SPI register section.

**UUSR Register**

The UUSR register is the status register for the UART, which can be read by the program to determine the present status of the UART. All flags within the UUSR register are read only. Further explanation on each of the flags is given below:

Bit	7	6	5	4	3	2	1	0
Name	UPERR	UNF	UFERR	UOERR	URIDLE	URXIF	UTIDLE	UTXIF
R/W	R	R	R	R	R	R	R	R
POR	0	0	0	0	1	0	1	1

- Bit 7     **UPERR**: Parity error flag  
0: No parity error is detected  
1: Parity error is detected  
The UPERR flag is the parity error flag. When this read only flag is "0", it indicates a parity error has not been detected. When the flag is "1", it indicates that the parity of the received word is incorrect. This error flag is applicable only if Parity mode (odd or even) is selected. The flag can also be cleared by a software sequence which involves a read to the status register UUSR followed by an access to the UTXR\_RXR data register.

- Bit 6      **UNF**: Noise flag  
          0: No noise is detected  
          1: Noise is detected  
The UNF flag is the noise flag. When this read only flag is “0”, it indicates no noise condition. When the flag is “1”, it indicates that the UART has detected noise on the receiver input. The UNF flag is set during the same cycle as the URXIF flag but will not be set in the case of an overrun. The UNF flag can be cleared by a software sequence which will involve a read to the status register UUSR followed by an access to the UTXR\_RXR data register.
- Bit 5      **UFERR**: Framing error flag  
          0: No framing error is detected  
          1: Framing error is detected  
The UFERR flag is the framing error flag. When this read only flag is “0”, it indicates that there is no framing error. When the flag is “1”, it indicates that a framing error has been detected for the current character. The flag can also be cleared by a software sequence which will involve a read to the status register UUSR followed by an access to the UTXR\_RXR data register.
- Bit 4      **UOERR**: Overrun error flag  
          0: No overrun error is detected  
          1: Overrun error is detected  
The UOERR flag is the overrun error flag which indicates when the receiver buffer has overflowed. When this read only flag is “0”, it indicates that there is no overrun error. When the flag is “1”, it indicates that an overrun error occurs which will inhibit further transfers to the UTXR\_RXR receive data register. The flag is cleared by a software sequence, which is a read to the status register UUSR followed by an access to the UTXR\_RXR data register.
- Bit 3      **URIDLE**: Receiver status  
          0: Data reception is in progress (Data being received)  
          1: No data reception is in progress (Receiver is idle)  
The URIDLE flag is the receiver status flag. When this read only flag is “0”, it indicates that the receiver is between the initial detection of the start bit and the completion of the stop bit. When the flag is “1”, it indicates that the receiver is idle. Between the completion of the stop bit and the detection of the next start bit, the URIDLE bit is “1” indicating that the UART receiver is idle and the RX pin stays in logic high condition.
- Bit 2      **URXIF**: Receive UTXR\_RXR data register status  
          0: UTXR\_RXR data register is empty  
          1: UTXR\_RXR data register has available data  
The URXIF flag is the receive data register status flag. When this read only flag is “0”, it indicates that the UTXR\_RXR read data register is empty. When the flag is “1”, it indicates that the UTXR\_RXR read data register contains new data. When the contents of the shift register are transferred to the UTXR\_RXR register, an interrupt is generated if URIE=1 in the UUCR2 register. If one or more errors are detected in the received word, the appropriate receive-related flags UNF, UFERR, and/or UPERR are set within the same clock cycle. The URXIF flag will eventually be cleared when the UUSR register is read with URXIF set, followed by a read from the UTXR\_RXR register, and if the UTXR\_RXR register has no more new data available.
- Bit 1      **UTIDLE**: Transmission idle  
          0: Data transmission is in progress (Data being transmitted)  
          1: No data transmission is in progress (Transmitter is idle)  
The UTIDLE flag is known as the transmission complete flag. When this read only flag is “0”, it indicates that a transmission is in progress. This flag will be set high when the URXIF flag is “1” and when there is no transmit data or break character being transmitted. When UTIDLE is equal to “1”, the TX pin becomes idle with the pin state in logic high condition. The UTIDLE flag is cleared by reading the UUSR

register with UTIDLE set and then writing to the UTXR\_RXR register. The flag is not generated when a data character or a break is queued and ready to be sent.

**Bit 0**     **UTXIF:** Transmit UTXR\_RXR data register status  
               0: Character is not transferred to the transmit shift register  
               1: Character has transferred to the transmit shift register (UTXR\_RXR data register is empty)

The UTXIF flag is the transmit data register empty flag. When this read only flag is “0”, it indicates that the character is not transferred to the transmitter shift register. When the flag is “1”, it indicates that the transmitter shift register has received a character from the UTXR\_RXR data register. The UTXIF flag is cleared by reading the UART status register (UUSR) with UTXIF set and then writing to the UTXR\_RXR data register. Note that when the UTXEN bit is set, the UTXIF flag bit will also be set since the transmit data register is not yet full.

**UUCR1 Register**

The UUCR1 register together with the UUCR2 register are the two UART control registers that are used to set the various options for the UART function, such as overall on/off control, parity control, data transfer bit length etc. Further explanation on each of the bits is given below:

Bit	7	6	5	4	3	2	1	0
Name	UREN	UBNO	UPREN	UPRT	USTOPS	UTXBRK	URX8	UTX8
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R	W
POR	0	0	0	0	0	0	x	0

“x”: unknown

**Bit 7**     **UREN:** UART function enable control  
               0: Disable UART. TX and RX pins are in a floating state  
               1: Enable UART. TX and RX pins function as UART pins

The UREN bit is the UART enable bit. When this bit is equal to “0”, the UART will be disabled and the RX pin as well as the TX pin will be set in a floating state. When the bit is equal to “1”, the UART will be enabled if the UMD bit is set and the TX and RX pins will function as defined by the UTXEN and URXEN enable control bits.

When the UART is disabled, it will empty the buffer so any character remaining in the buffer will be discarded. In addition, the value of the baud rate counter will be reset. If the UART is disabled, all error and status flags will be reset. Also the UTXEN, URXEN, UTXBRK, URXIF, UOERR, UFERR, UPERR and UNF bits will be cleared, while the UTIDLE, UTXIF and URIDLE bits will be set. Other control bits in UUCR1, UUCR2 and UBRG registers will remain unaffected. If the UART is active and the UREN bit is cleared, all pending transmissions and receptions will be terminated and the module will be reset as defined above. When the UART is re-enabled, it will restart in the same configuration.

**Bit 6**     **UBNO:** Number of data transfer bits selection  
               0: 8-bit data transfer  
               1: 9-bit data transfer

This bit is used to select the data length format, which can have a choice of either 8-bit or 9-bit format. When this bit is equal to “1”, a 9-bit data length format will be selected. If the bit is equal to “0”, then an 8-bit data length format will be selected. If 9-bit data length format is selected, then bits URX8 and UTX8 will be used to store the 9th bit of the received and transmitted data respectively.

**Bit 5**     **UPREN:** Parity function enable control  
               0: Parity function is disabled  
               1: Parity function is enabled

This is the parity enable bit. When this bit is equal to “1”, the parity function will be enabled. If the bit is equal to “0”, then the parity function will be disabled.

- Bit 4      **UPRT**: Parity type selection bit  
             0: Even parity for parity generator  
             1: Odd parity for parity generator  
 This bit is the parity type selection bit. When this bit is equal to “1”, odd parity type will be selected. If the bit is equal to “0”, then even parity type will be selected.
- Bit 3      **USTOPS**: Number of Stop bits selection  
             0: One stop bit format is used  
             1: Two stop bits format is used  
 This bit determines if one or two stop bits are to be used. When this bit is equal to “1”, two stop bits are used. If this bit is equal to “0”, then only one stop bit is used.
- Bit 2      **UTXBRK**: Transmit break character  
             0: No break character is transmitted  
             1: Break characters transmit  
 The UTXBRK bit is the Transmit Break Character bit. When this bit is “0”, there are no break characters and the TX pin operates normally. When the bit is “1”, there are transmit break characters and the transmitter will send logic zeros. When this bit is equal to “1”, after the buffered data has been transmitted, the transmitter output is held low for a minimum of a 13-bit length and until the UTXBRK bit is reset.
- Bit 1      **URX8**: Receive data bit 8 for 9-bit data transfer format (read only)  
 This bit is only used if 9-bit data transfers are used, in which case this bit location will store the 9th bit of the received data known as URX8. The UBNO bit is used to determine whether data transfers are in 8-bit or 9-bit format.
- Bit 0      **UTX8**: Transmit data bit 8 for 9-bit data transfer format (write only)  
 This bit is only used if 9-bit data transfers are used, in which case this bit location will store the 9th bit of the transmitted data known as UTX8. The UBNO bit is used to determine whether data transfers are in 8-bit or 9-bit format.

**UUCR2 Register**

The UUCR2 register is the second of the two UART control registers and serves several purposes. One of its main functions is to control the basic enable/disable operation of the UART Transmitter and Receiver as well as enabling the various USIM UART mode interrupt sources. The register also serves to control the baud rate speed, receiver wake-up enable and the address detect enable. Further explanation on each of the bits is given below:

Bit	7	6	5	4	3	2	1	0
Name	UTXEN	URXEN	UBRGH	UADDEN	UWAKE	URIE	UTIIE	UTEIE
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

- Bit 7      **UTXEN**: UART Transmitter enabled control  
             0: UART transmitter is disabled  
             1: UART transmitter is enabled  
 The bit named UTXEN is the Transmitter Enable Bit. When this bit is equal to “0”, the transmitter will be disabled with any pending data transmissions being aborted. In addition the buffers will be reset. In this situation the TX pin will be set in a floating state.  
 If the UTXEN bit is equal to “1” and the UMD and UREN bit are also equal to “1”, the transmitter will be enabled and the TX pin will be controlled by the UART. Clearing the UTXEN bit during a transmission will cause the data transmission to be aborted and will reset the transmitter. If this situation occurs, the TX pin will be set in a floating state.

- Bit 6      **URXEN:** UART Receiver enabled control  
             0: UART receiver is disabled  
             1: UART receiver is enabled  
 The bit named URXEN is the Receiver Enable Bit. When this bit is equal to “0”, the receiver will be disabled with any pending data receptions being aborted. In addition the receive buffers will be reset. In this situation the RX pin will be set in a floating state. If the URXEN bit is equal to “1” and the UMD and UREN bit are also equal to “1”, the receiver will be enabled and the RX pin will be controlled by the UART. Clearing the URXEN bit during a reception will cause the data reception to be aborted and will reset the receiver. If this situation occurs, the RX pin will be set in a floating state.
- Bit 5      **UBRGH:** Baud Rate speed selection  
             0: Low speed baud rate  
             1: High speed baud rate  
 The bit named UBRGH selects the high or low speed mode of the Baud Rate Generator. This bit, together with the value placed in the baud rate register UBRG, controls the Baud Rate of the UART. If this bit is equal to “1”, the high speed mode is selected. If the bit is equal to “0”, the low speed mode is selected.
- Bit 4      **UADDEN:** Address detect function enable control  
             0: Address detect function is disabled  
             1: Address detect function is enabled  
 The bit named UADDEN is the address detect function enable control bit. When this bit is equal to “1”, the address detect function is enabled. When it occurs, if the 8th bit, which corresponds to UTXRX7 if UBNO=0 or the 9th bit, which corresponds to URX8 if UBNO=1, has a value of “1”, then the received word will be identified as an address, rather than data. If the corresponding interrupt is enabled, an interrupt request will be generated each time the received word has the address bit set, which is the 8th or 9th bit depending on the value of UBNO. If the address bit known as the 8th or 9th bit of the received word is “0” with the address detect function being enabled, an interrupt will not be generated and the received data will be discarded.
- Bit 3      **UWAKE:** RX pin wake-up UART function enable control  
             0: RX pin wake-up UART function is disabled  
             1: RX pin wake-up UART function is enabled  
 This bit is used to control the wake-up UART function when a falling edge on the RX pin occurs. Note that this bit is only available when the UART clock ( $f_{H}$ ) is switched off. There will be no RX pin wake-up UART function if the UART clock ( $f_{H}$ ) exists. If the UWAKE bit is set to 1 as the UART clock ( $f_{H}$ ) is switched off, a UART wake-up request will be initiated when a falling edge on the RX pin occurs. When this request happens and the corresponding interrupt is enabled, an RX pin wake-up UART interrupt will be generated to inform the MCU to wake up the UART function by switching on the UART clock ( $f_{H}$ ) via the application program. Otherwise, the UART function cannot resume even if there is a falling edge on the RX pin when the UWAKE bit is cleared to 0.
- Bit 2      **URIE:** Receiver interrupt enable control  
             0: Receiver related interrupt is disabled  
             1: Receiver related interrupt is enabled  
 This bit enables or disables the receiver interrupt. If this bit is equal to “1” and when the receiver overrun flag UOERR or receive data available flag URXIF is set, the USIM interrupt request flag USIMF will be set. If this bit is equal to “0”, the USIM interrupt request flag USIMF will not be influenced by the condition of the UOERR or URXIF flags.

- Bit 1      **UTIE**: Transmitter Idle interrupt enable control  
 0: Transmitter idle interrupt is disabled  
 1: Transmitter idle interrupt is enabled  
 This bit enables or disables the transmitter idle interrupt. If this bit is equal to “1” and when the transmitter idle flag UTIDLE is set, due to a transmitter idle condition, the USIM interrupt request flag USIMF will be set. If this bit is equal to “0”, the USIM interrupt request flag USIMF will not be influenced by the condition of the UTIDLE flag.
- Bit 0      **UTEIE**: Transmitter Empty interrupt enable control  
 0: Transmitter empty interrupt is disabled  
 1: Transmitter empty interrupt is enabled  
 This bit enables or disables the transmitter empty interrupt. If this bit is equal to “1” and when the transmitter empty flag UTXIF is set, due to a transmitter empty condition, the USIM interrupt request flag USIMF will be set. If this bit is equal to “0”, the USIM interrupt request flag USIMF will not be influenced by the condition of the UTXIF flag.

### UTXR\_RXR Register

The UTXR\_RXR register is the data register which is used to store the data to be transmitted on the TX pin or being received from the RX pin.

Bit	7	6	5	4	3	2	1	0
Name	UTXR7	UTXR6	UTXR5	UTXR4	UTXR3	UTXR2	UTXR1	UTXR0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	x	x	x	x	x	x	x	x

“x”: unknown

Bit 7~0      **UTXR7~UTXR0**: UART Transmit/Receive Data bit 7 ~ bit 0

### • UBRG Register

Bit	7	6	5	4	3	2	1	0
Name	UBRG7	UBRG6	UBRG5	UBRG4	UBRG3	UBRG2	UBRG1	UBRG0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	x	x	x	x	x	x	x	x

“x”: unknown

Bit 7~0      **UBRG7~UBRG0**: Baud Rate values

By programming the UBRGH bit in UUCR2 Register which allows selection of the related formula described above and programming the required value in the UBRG register, the required baud rate can be setup.

Note: Baud rate= $f_{H}/[64 \times (N+1)]$  if UBRGH=0.

Baud rate= $f_{H}/[16 \times (N+1)]$  if UBRGH=1.

### Baud Rate Generator

To setup the speed of the serial data communication, the UART function contains its own dedicated baud rate generator. The baud rate is controlled by its own internal free running 8-bit timer, the period of which is determined by two factors. The first of these is the value placed in the baud rate register UBRG and the second is the value of the UBRGH bit with the control register UUCR2. The UBRGH bit decides if the baud rate generator is to be used in a high speed mode or low speed mode, which in turn determines the formula that is used to calculate the baud rate. The value N in the UBRG register which is used in the following baud rate calculation formula determines the division factor. Note that N is the decimal value placed in the UBRG register and has a range of between 0 and 255.

UUCR2 UBRGH Bit	0	1
Baud Rate (BR)	$f_H/[64 (N+1)]$	$f_H/[16 (N+1)]$

By programming the UBRGH bit which allows selection of the related formula and programming the required value in the UBRG register, the required baud rate can be setup. Note that because the actual baud rate is determined using a discrete value, N, placed in the UBRG register, there will be an error associated between the actual and requested value. The following example shows how the UBRG register value N and the error value can be calculated.

### Calculating the Baud Rate and Error Values

For a clock frequency of 4MHz, and with UBRGH cleared to zero determine the UBRG register value N, the actual baud rate and the error value for a desired baud rate of 4800.

From the above table the desired baud rate  $BR=f_H/[64 (N+1)]$

Re-arranging this equation gives  $N=[f_H/(BR \times 64)]-1$

Giving a value for  $N=[4000000/(4800 \times 64)]-1=12.0208$

To obtain the closest value, a decimal value of 12 should be placed into the UBRG register. This gives an actual or calculated baud rate value of  $BR=4000000/[64 \times (12+1)]=4808$

Therefore the error is equal to  $(4808-4800)/4800=0.16\%$

### UART Setup and Control

For data transfer, the UART function utilizes a non-return-to-zero, more commonly known as NRZ, format. This is composed of one start bit, eight or nine data bits, and one or two stop bits. Parity is supported by the UART hardware, and can be setup to be even, odd or no parity. For the most common data format, 8 data bits along with no parity and one stop bit, denoted as 8, N, 1, is used as the default setting, which is the setting at power-on. The number of data bits and stop bits, along with the parity, are setup by programming the corresponding UBNO, UPRT, UPREN, and USTOPS bits in the UUCR1 register. The baud rate used to transmit and receive data is setup using the internal 8-bit baud rate generator, while the data is transmitted and received LSB first. Although the UART transmitter and receiver are functionally independent, they both use the same data format and baud rate. In all cases stop bits will be used for data transmission.

### Enabling/Disabling the UART Interface

The basic on/off function of the internal UART function is controlled using the UREN bit in the UUCR1 register. When the UART mode is selected by setting the UMD bit in the SIMC0 register to "1", if the UREN, UTXEN and URXEN bits are set, then these two UART pins will act as normal TX output pin and RX input pin respectively. If no data is being transmitted on the TX pin, then it will default to a logic high value.

Clearing the UREN bit will disable the TX and RX pins and allow these two pins to be used as normal I/O or other pin-shared functional pins by configuring the corresponding pin-shared control bits. When the UART function is disabled the buffer will be reset to an empty condition, at the same time discarding any remaining residual data. Disabling the UART will also reset the error and status flags with bits UTXEN, URXEN, UTXBRK, URXIF, UOERR, UFERR, UPERR and UNF being cleared while bits UTIDLE, UTXIF and URIDLE will be set. The remaining control bits in the UUCR1, UUCR2 and UBRG registers will remain unaffected. If the UREN bit in the UUCR1 register is cleared while the UART is active, then all pending transmissions and receptions will be immediately suspended and the UART will be reset to a condition as defined above. If the UART is then subsequently re-enabled, it will restart again in the same configuration.


**Data, Parity and Stop Bit Selection**

The format of the data to be transferred is composed of various factors such as data bit length, parity on/off, parity type, address bits and the number of stop bits. These factors are determined by the setup of various bits within the UUCR1 register. The UBNO bit controls the number of data bits which can be set to either 8 or 9, the UPRT bit controls the choice of odd or even parity, the UPREN bit controls the parity on/off function and the USTOPS bit decides whether one or two stop bits are to be used. The following table shows various formats for data transmission. The address bit, which is the MSB of the data byte, identifies the frame as an address character or data if the address detect function is enabled. The number of stop bits, which can be either one or two, is independent of the data length and is only used for the transmitter. There is only one stop bit for the receiver.

Start Bit	Data Bits	Address Bit	Parity Bit	Stop Bit
<b>Example of 8-bit Data Formats</b>				
1	8	0	0	1
1	7	0	1	1
1	7	1	0	1
<b>Example of 9-bit Data Formats</b>				
1	9	0	0	1
1	8	0	1	1
1	8	1	0	1

**Transmitter Receiver Data Format**

The following diagram shows the transmit and receive waveforms for both 8-bit and 9-bit data formats.



**UART Transmitter**

Data word lengths of either 8 or 9 bits can be selected by programming the UBNO bit in the UUCR1 register. When UBNO bit is set, the word length will be set to 9 bits. In this case the 9th bit, which is the MSB, needs to be stored in the UTX8 bit in the UUCR1 register. At the transmitter core lies the Transmitter Shift Register, more commonly known as the TSR, whose data is obtained from the transmit data register, which is known as the UTXR\_RXR register. The data to be transmitted is loaded into this UTXR\_RXR register by the application program. The TSR register is not written to with new data until the stop bit from the previous transmission has been sent out. As soon as this stop bit has been transmitted, the TSR can then be loaded with new data from the UTXR\_RXR register, if it is available. It should be noted that the TSR register, unlike many other registers, is not directly mapped into the Data Memory area and as such is not available to the application program for direct read/write operations. An actual transmission of data will normally be enabled when the UTXEN bit is set, but the data will not be transmitted until the UTXR\_RXR register has been loaded with data and the baud rate generator has defined a shift clock source. However, the transmission can also be initiated by first loading data into the UTXR\_RXR register, after which the UTXEN bit can be set. When a transmission of data begins, the TSR is normally empty, in which case a transfer to the UTXR\_RXR register will result in an immediate transfer to the TSR. If during a transmission the UTXEN bit is cleared, the transmission will immediately cease and the transmitter will be reset. The TX output pin can then be configured as the I/O or other pin-shared function by configuring the corresponding pin-shared control bits.

### Transmitting Data

When the UART is transmitting data, the data is shifted on the TX pin from the shift register, with the least significant bit first. In the transmit mode, the UTXR\_RXR register forms a buffer between the internal bus and the transmitter shift register. It should be noted that if 9-bit data format has been selected, then the MSB will be taken from the UTX8 bit in the UUCR1 register. The steps to initiate a data transfer can be summarized as follows:

- Make the correct selection of the UBNO, UPRT, UPREN and USTOPS bits to define the required word length, parity type and number of stop bits.
- Setup the UBRG register to select the desired baud rate.
- Set the UTXEN bit to ensure that the TX pin is used as a UART transmitter pin.
- Access the UUSR register and write the data that is to be transmitted into the UTXR\_RXR register. Note that this step will clear the UTXIF bit.

This sequence of events can now be repeated to send additional data.

It should be noted that when UTXIF=0, data will be inhibited from being written to the UTXR\_RXR register. Clearing the UTXIF flag is always achieved using the following software sequence:

1. A UUSR register access
2. A UTXR\_RXR register write execution

The read-only UTXIF flag is set by the UART hardware and if set indicates that the UTXR\_RXR register is empty and that other data can now be written into the UTXR\_RXR register without overwriting the previous data. If the UTEIE bit is set then the UTXIF flag will generate an interrupt.

During a data transmission, a write instruction to the UTXR\_RXR register will place the data into the UTXR\_RXR register, which will be copied to the shift register at the end of the present transmission. When there is no data transmission in progress, a write instruction to the UTXR\_RXR register will place the data directly into the shift register, resulting in the commencement of data transmission, and the UTXIF bit being immediately set. When a frame transmission is complete, which happens after stop bits are sent or after the break frame, the UTIDLE bit will be set. To clear the UTIDLE bit the following software sequence is used:

1. A UUSR register access
2. A UTXR\_RXR register write execution

Note that both the UTXIF and UTIDLE bits are cleared by the same software sequence.

### Transmitting Break

If the UTXBRK bit is set high and the state keeps for a time of greater than  $[(UBRG+1) \times t_{UI}]$ , then break characters will be sent on the next transmission. Break character transmission consists of a start bit, followed by  $13 \times N$  '0' bits and stop bits, where  $N=1, 2, \text{etc.}$  If a break character is to be transmitted then the UTXBRK bit must be first set by the application program, and then cleared to generate the stop bits. Transmitting a break character will not generate a transmit interrupt. Note that a break condition length is at least 13 bits long. If the UTXBRK bit is continually kept at a logic high level then the transmitter circuitry will transmit continuous break characters. After the application program has cleared the UTXBRK bit, the transmitter will finish transmitting the last break character and subsequently send out one or two stop bits. The automatic logic highs at the end of the last break character will ensure that the start bit of the next frame is recognized.

### **UART Receiver**

The UART is capable of receiving word lengths of either 8 or 9 bits. If the UBNO bit is set, the word length will be set to 9 bits with the MSB being stored in the URX8 bit of the UUCR1 register. At the receiver core lies the Receive Serial Shift Register, commonly known as the RSR. The data which is received on the RX external input pin is sent to the data recovery block. The data recovery block operating speed is 16 times that of the baud rate, while the main receive serial shifter operates at the baud rate. After the RX pin is sampled for the stop bit, the received data in RSR is transferred to the receive data register, if the register is empty. The data which is received on the external RX input pin is sampled three times by a majority detect circuit to determine the logic level that has been placed onto the RX pin. It should be noted that the RSR register, unlike many other registers, is not directly mapped into the Data Memory area and as such is not available to the application program for direct read/write operations.

### **Receiving Data**

When the UART receiver is receiving data, the data is serially shifted in on the external RX input pin, LSB first. In the read mode, the UTXR\_RXR register forms a buffer between the internal bus and the receiver shift register. The UTXR\_RXR register is a two byte deep FIFO data buffer, where two bytes can be held in the FIFO while a third byte can continue to be received. Note that the application program must ensure that the data is read from UTXR\_RXR before the third byte has been completely shifted in, otherwise this third byte will be discarded and an overrun error UOERR will be subsequently indicated. The steps to initiate a data transfer can be summarized as follows:

- Make the correct selection of UBNO, UPRT and UPREN bits to define the word length, parity type.
- Setup the UBRG register to select the desired baud rate.
- Set the URXEN bit to ensure that the RX pin is used as a UART receiver pin.

At this point the receiver will be enabled which will begin to look for a start bit.

When a character is received the following sequence of events will occur:

- The URXIF bit in the UUSR register will be set when the UTXR\_RXR register has data available. There will be at most one more character available before an overrun error occurs.
- When the contents of the shift register have been transferred to the UTXR\_RXR register, then if the URIE bit is set, an interrupt will be generated.
- If during reception, a frame error, noise error, parity error, or an overrun error has been detected, then the error flags can be set.

The URXIF bit can be cleared using the following software sequence:

1. A UUSR register access
2. A UTXR\_RXR register read execution

### Receiving Break

Any break character received by the UART will be managed as a framing error. The receiver will count and expect a certain number of bit times as specified by the values programmed into the UBNO bit plus one stop bit. If the break is much longer than 13 bit times, the reception will be considered as complete after the number of bit times specified by UBNO plus one stop bit. The URXIF bit is set, UFERR is set, zeros are loaded into the receive data register, interrupts are generated if appropriate and the URIDLE bit is set. A break is regarded as a character that contains only zeros with the UFERR flag set. If a long break signal has been detected, the receiver will regard it as a data frame including a start bit, data bits and the invalid stop bit and the UFERR flag will be set. The receiver must wait for a valid stop bit before looking for the next start bit. The receiver will not make the assumption that the break condition on the line is the next start bit. The break character will be loaded into the buffer and no further data will be received until stop bits are received. It should be noted that the URIDLE read only flag will go high when the stop bits have not yet been received. The reception of a break character on the UART registers will result in the following:

- The framing error flag, UFERR, will be set.
- The receive data register, UTXR\_RXR, will be cleared.
- The UOERR, UNF, UPERR, URIDLE or URXIF flags will possibly be set.

### Idle Status

When the receiver is reading data, which means it will be in between the detection of a start bit and the reading of a stop bit, the receiver status flag in the UUSR register, otherwise known as the URIDLE flag, will have a zero value. In between the reception of a stop bit and the detection of the next start bit, the URIDLE flag will have a high value, which indicates the receiver is in an idle condition.

### Receiver Interrupt

The read only receive interrupt flag URXIF in the UUSR register is set by an edge generated by the receiver. An interrupt is generated if URIE=1, when a word is transferred from the Receive Shift Register, RSR, to the Receive Data Register, UTXR\_RXR. An overrun error can also generate an interrupt if URIE=1.

### Managing Receiver Errors

Several types of reception errors can occur within the UART module, the following section describes the various types and how they are managed by the UART.

#### Overrun Error – UOERR

The UTXR\_RXR register is composed of a two byte deep FIFO data buffer, where two bytes can be held in the FIFO register, while a third byte can continue to be received. Before this third byte has been entirely shifted in, the data should be read from the UTXR\_RXR register. If this is not done, the overrun error flag UOERR will be consequently indicated.

In the event of an overrun error occurring, the following will happen:

- The UOERR flag in the UUSR register will be set.
- The UTXR\_RXR contents will not be lost.
- The shift register will be overwritten.
- An interrupt will be generated if the URIE bit is set.

The UOERR flag can be cleared by an access to the UUSR register followed by a read to the UTXR\_RXR register.

#### **Noise Error – UNF**

Over-sampling is used for data recovery to identify valid incoming data and noise. If noise is detected within a frame the following will occur:

- The read only noise flag, UNF, in the UUSR register will be set on the rising edge of the URXIF bit.
- Data will be transferred from the Shift register to the UTXR\_RXR register.
- No interrupt will be generated. However this bit rises at the same time as the URXIF bit which itself generates an interrupt.

Note that the UNF flag is reset by a UUSR register read operation followed by a UTXR\_RXR register read operation.

#### **Framing Error – UFERR**

The read only framing error flag, UFERR, in the UUSR register, is set if a zero is detected instead of stop bits. If two stop bits are selected, both stop bits must be high; otherwise the UFERR flag will be set. The UFERR flag and the received data will be recorded in the UUSR and UTXR\_RXR registers respectively, and the flag is cleared in any reset.

#### **Parity Error – UPERR**


The read only parity error flag, UPERR, in the UUSR register, is set if the parity of the received word is incorrect. This error flag is only applicable if the parity is enabled, UPREN=1, and if the parity type, odd or even is selected. The read only UPERR flag and the received data will be recorded in the UUSR and UTXR\_RXR registers respectively. It is cleared on any reset, it should be noted that the flags, UFERR and UPERR, in the UUSR register should first be read by the application program before reading the data word.

#### **UART Interrupt Structure**

Several individual UART conditions can trigger an USIM interrupt. When these conditions exist, a low pulse will be generated to get the attention of the microcontroller. These conditions are a transmitter data register empty, transmitter idle, receiver data available, receiver overrun, address detect and an RX pin wake-up. When any of these conditions are created, if the global interrupt enable bit and the USIM interrupt control bit are enabled and the stack is not full, the program will jump to its corresponding interrupt vector where it can be serviced before returning to the main program. Four of these conditions have the corresponding UUSR register flags which will generate an USIM interrupt if its associated interrupt enable control bit in the UUCR2 register is set. The two transmitter interrupt conditions have their own corresponding enable control bits, while the two receiver interrupt conditions have a shared enable control bit. These enable bits can be used to mask out individual USIM UART mode interrupt sources.

The address detect condition, which is also an USIM UART mode interrupt source, does not have an associated flag, but will generate an USIM interrupt when an address detect condition occurs if its function is enabled by setting the UADDEN bit in the UUCR2 register. An RX pin wake-up, which is also an USIM UART mode interrupt source, does not have an associated flag, but will generate an USIM interrupt if the UART clock ( $f_{H}$ ) source is switched off and the UWAKE and URIF bits in the UUCR2 register are set when a falling edge on the RX pin occurs. Note that in the event of an RX wake-up interrupt occurring, there will be a certain period of delay, commonly known as the System Start-up Time, for the oscillator to restart and stabilize before the system resumes normal operation.

Note that the UUSR register flags are read only and cannot be cleared or set by the application program, neither will they be cleared when the program jumps to the corresponding interrupt servicing routine, as is the case for some of the other interrupts. The flags will be cleared automatically when certain actions are taken by the UART, the details of which are given in the UART register section. The overall UART interrupt can be disabled or enabled by the USIM interrupt enable control bit in the interrupt control register of the microcontroller to decide whether the interrupt requested by the UART module is masked out or allowed.



**UART Interrupt Structure**

**Address Detect Mode**

Setting the Address Detect Mode bit, UADDEEN, in the UUCR2 register, enables this special mode. If this bit is enabled then an additional qualifier will be placed on the generation of a Receiver Data Available interrupt, which is requested by the URXIF flag. If the UADDEEN bit is enabled, then when data is available, an interrupt will only be generated, if the highest received bit has a high value. Note that the USIME and EMI interrupt enable bits must also be enabled for correct interrupt generation. This highest address bit is the 9th bit if UBNO=1 or the 8th bit if UBNO=0. If this bit is high, then the received word will be defined as an address rather than data. A Data Available interrupt will be generated every time the last bit of the received word is set. If the UADDEEN bit is not enabled, then a Receiver Data Available interrupt will be generated each time the URXIF flag is set, irrespective of the data last bit status. The address detect mode and parity enable are mutually exclusive functions. Therefore if the address detect mode is enabled, then to ensure correct operation, the parity function should be disabled by resetting the parity enable bit UPREN to zero.

UADDEEN	9th Bit if UBNO=1 8th Bit if UBNO=0	USIM Interrupt Generated
0	0	√
	1	√
1	0	×
	1	√

**UADDEEN Bit Function**

### **UART Power Down and Wake-up**

When the UART clock ( $f_{H}$ ) is off, the UART will cease to function, all clock sources to the module are shutdown. If the UART clock ( $f_{H}$ ) is off while a transmission is still in progress, then the transmission will be paused until the UART clock source derived from the microcontroller is activated. In a similar way, if the MCU enters the IDLE or SLEEP Mode while receiving data, then the reception of data will likewise be paused. When the MCU enters the IDLE or SLEEP Mode, note that the UUSR, UUCR1, UUCR2, UTXR\_RXR as well as the UBRG register will not be affected. It is recommended to make sure first that the UART data transmission or reception has been finished before the microcontroller enters the IDLE or SLEEP mode.

The UART function contains a receiver RX pin wake-up function, which is enabled or disabled by the UWAKE bit in the UUCR2 register. If this bit, along with the UART mode selection bit, UMD, the UART enable bit, UREN, the receiver enable bit, URXEN and the receiver interrupt bit, URIE, are all set when the UART clock ( $f_{H}$ ) is off, then a falling edge on the RX pin will trigger an RX pin wake-up UART interrupt. Note that as it takes certain system clock cycles after a wake-up, before normal microcontroller operation resumes, any data received during this time on the RX pin will be ignored.

For a UART wake-up interrupt to occur, in addition to the bits for the wake-up being set, the global interrupt enable bit, EMI, and the USIM interrupt enable bit, USIME, must be set. If the EMI and USIME bits are not set then only a wake up event will occur and no interrupt will be generated. Note also that as it takes certain system clock cycles after a wake-up before normal microcontroller resumes, the USIM interrupt will not be generated until after this time has elapsed.

## **Interrupts**

Interrupts are an important part of any microcontroller system. When an external event or an internal function such as a Timer Module or an A/D converter requires microcontroller attention, their corresponding interrupt will enforce a temporary suspension of the main program allowing the microcontroller to direct attention to their respective needs. The device contains several external interrupt and internal interrupts functions. The external interrupt is generated by the action of the external INTn pin, while the internal interrupts are generated by various internal functions including TMs, OVPs, Time Bases, PWM generator, LVD, EEPROM Write operation, USIM and the A/D converter.

### **Interrupt Registers**

Overall interrupt control, which basically means the setting of request flags when certain microcontroller conditions occur and the setting of interrupt enable bits by the application program, is controlled by a series of registers, located in the Special Purpose Data Memory, as shown in the accompanying table. The registers fall into three categories. The first is the INTC0~INTC3 registers which setup the primary interrupts, the second is the MFI0~MFI4 registers which setup the Multi-function interrupts. Finally there is an INTEG register to setup the external interrupt trigger edge type.

Each register contains a number of enable bits to enable or disable individual registers as well as interrupt flags to indicate the presence of an interrupt request. The naming convention of these follows a specific pattern. First is listed an abbreviated interrupt type, then the (optional) number of that interrupt followed by either an “E” for enable/disable bit or “F” for request flag.

Function	Enable Bit	Request Flag	Notes
Global	EMI	—	—
INTn Pin	INTnE	INTnF	n=0 or 1
Error signals (ERSG)	ERSGE	ERSGF	—
PWM phase protection	PHASEE	PHASEF	—
PWM Period match	PMWPE	PMWPF	—
PWM Duty match	PWMDE	PWMDF	—
OVPn function	OVPnE	OVPnF	n=0~6
USIM	USIME	USIMF	—
Multi-function	MFnE	MFnF	n=0~4
A/D Converter	ADE	ADF	—
Time Base	TBnE	TBnF	n=0 or 1
LVD	LVE	LVF	—
EEPROM write operation	DEE	DEF	—
TMC	TMCPE	TMCPF	—
	TMCAE	TMCAF	
CTMn	CTMnPE	CTMnPF	n=0~2
	CTMnAE	CTMnAF	
PTM	PTMPE	PTMPF	—
	PTMAE	PTMAF	

**Interrupt Register Bit Naming Conventions**

Register Name	Bit							
	7	6	5	4	3	2	1	0
INTEG	—	—	—	—	INT1S1	INT1S0	INT0S1	INT0S0
INTC0	—	PHASEF	ERSGF	INT0F	PHASEE	ERSGE	INT0E	EMI
INTC1	USIMF	OVP4F	OVP3F	OVP2F	USIME	OVP4E	OVP3E	OVP2E
INTC2	MF0F	INT1F	OVP6F	OVP5F	MF0E	INT1E	OVP6E	OVP5E
INTC3	MF4F	MF3F	MF2F	MF1F	MF4E	MF3E	MF2E	MF1E
MF10	ADF	TB0F	PWMDF	PWMPF	ADE	TB0E	PWMDE	PWMPE
MF11	OVP1F	OVP0F	PTMAF	PTMPF	OVP1E	OVP0E	PTMAE	PTMPE
MF12	TB1F	TMCPF	CTM0AF	CTM0PF	TB1E	TMCPE	CTM0AE	CTM0PE
MF13	LVF	TMCAF	CTM1AF	CTM1PF	LVE	TMCAE	CTM1AE	CTM1PE
MF14	—	DEF	CTM2AF	CTM2PF	—	DEE	CTM2AE	CTM2PE

**Interrupt Register List**

• **INTEG Register**

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	—	INT1S1	INT1S0	INT0S1	INT0S0
R/W	—	—	—	—	R/W	R/W	R/W	R/W
POR	—	—	—	—	0	0	0	0

Bit 7~4 Unimplemented, read as “0”

Bit 3~2 **INT1S1~INT1S0**: Interrupt edge control for INT1 pin  
 00: Disable  
 01: Rising edge  
 10: Falling edge  
 11: Both rising and falling edges

Bit 1~0     **INT0S1~INT0S0**: Interrupt edge control for INT0 pin  
 00: Disable  
 01: Rising edge  
 10: Falling edge  
 11: Both rising and falling edges

• **INTC0 Register**

Bit	7	6	5	4	3	2	1	0
Name	—	PHASEF	ERSGF	INT0F	PHASEE	ERSGE	INT0E	EMI
R/W	—	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	—	0	0	0	0	0	0	0

Bit 7     Unimplemented, read as “0”

Bit 6     **PHASEF**: Phase protection interrupt request flag  
 0: No request  
 1: Interrupt request

Bit 5     **ERSGF**: Error signals (ERSG) interrupt request flag  
 0: No request  
 1: Interrupt request  
 Here the error signals include the OVP2INT, OVP3INT, OVP4INT and the PHASEP signals.

Bit 4     **INT0F**: INT0 interrupt request Flag  
 0: No request  
 1: Interrupt request

Bit 3     **PHASEE**: Phase protection interrupt control  
 0: Disable  
 1: Enable

Bit 2     **ERSGE**: Error signals (ERSG) interrupt control  
 0: Disable  
 1: Enable

Bit 1     **INT0E**: INT0 interrupt control  
 0: Disable  
 1: Enable

Bit 0     **EMI**: Global interrupt control  
 0: Disable  
 1: Enable

• **INTC1 Register**

Bit	7	6	5	4	3	2	1	0
Name	USIMF	OVP4F	OVP3F	OVP2F	USIME	OVP4E	OVP3E	OVP2E
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7     **USIMF**: USIM interrupt request Flag  
 0: No request  
 1: Interrupt request

Bit 6     **OVP4F**: OVP4 interrupt request flag  
 0: No request  
 1: Interrupt request

Bit 5     **OVP3F**: OVP3 interrupt request flag  
 0: No request  
 1: Interrupt request

Bit 4     **OVP2F**: OVP2 interrupt request flag  
 0: No request  
 1: Interrupt request

- Bit 3     **USIME**: USIM interrupt control  
          0: Disable  
          1: Enable
- Bit 2     **OVP4E**: OVP4 interrupt control  
          0: Disable  
          1: Enable
- Bit 1     **OVP3E**: OVP3 interrupt control  
          0: Disable  
          1: Enable
- Bit 0     **OVP2E**: OVP2 interrupt control  
          0: Disable  
          1: Enable

• **INTC2 Register**

Bit	7	6	5	4	3	2	1	0
Name	MF0F	INT1F	OVP6F	OVP5F	MF0E	INT1E	OVP6E	OVP5E
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

- Bit 7     **MF0F**: Multi-function 0 interrupt request Flag  
          0: No request  
          1: Interrupt request
- Bit 6     **INT1F**: INT1 pin interrupt request flag  
          0: No request  
          1: Interrupt request
- Bit 5     **OVP6F**: OVP6 interrupt request flag  
          0: No request  
          1: Interrupt request
- Bit 4     **OVP5F**: OVP5 interrupt request flag  
          0: No request  
          1: Interrupt request
- Bit 3     **MF0E**: Multi-function 0 interrupt control  
          0: Disable  
          1: Enable
- Bit 2     **INT1E**: INT1 pin interrupt control  
          0: Disable  
          1: Enable
- Bit 1     **OVP6E**: OVP6 interrupt control  
          0: Disable  
          1: Enable
- Bit 0     **OVP5E**: OVP5 interrupt control  
          0: Disable  
          1: Enable

• **INTC3 Register**

Bit	7	6	5	4	3	2	1	0
Name	MF4F	MF3F	MF2F	MF1F	MF4E	MF3E	MF2E	MF1E
R/W								
POR	0	0	0	0	0	0	0	0

- Bit 7     **MF4F**: Multi-function 4 interrupt request flag  
          0: No request  
          1: Interrupt request

- Bit 6      **MF3F**: Multi-function 3 interrupt request flag  
             0: No request  
             1: Interrupt request
- Bit 5      **MF2F**: Multi-function 2 interrupt request flag  
             0: No request  
             1: Interrupt request
- Bit 4      **MF1F**: Multi-function 1 interrupt request flag  
             0: No request  
             1: Interrupt request
- Bit 3      **MF4E**: Multi-function 4 interrupt control  
             0: Disable  
             1: Enable
- Bit 2      **MF3E**: Multi-function 3 interrupt control  
             0: Disable  
             1: Enable
- Bit 1      **MF2E**: Multi-function 2 interrupt control  
             0: Disable  
             1: Enable
- Bit 0      **MF1E**: Multi-function 1 interrupt control  
             0: Disable  
             1: Enable

• **MFIO Register**

Bit	7	6	5	4	3	2	1	0
Name	ADF	TB0F	PWMDF	PWMPPF	ADE	TB0E	PWMDE	PWMPE
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

- Bit 7      **ADF**: A/D Converter interrupt request flag  
             0: No request  
             1: Interrupt request
- Bit 6      **TB0F**: Time Base 0 interrupt request flag  
             0: No request  
             1: Interrupt request
- Bit 5      **PWMDF**: PWM Duty match interrupt request flag  
             0: No request  
             1: Interrupt request
- Bit 4      **PWMPPF**: PWM Period match interrupt request flag  
             0: No request  
             1: Interrupt request
- Bit 3      **ADE**: A/D Converter interrupt control  
             0: Disable  
             1: Enable
- Bit 2      **TB0E**: Time Base 0 interrupt control  
             0: Disable  
             1: Enable
- Bit 1      **PWMDE**: PWM Duty match interrupt control  
             0: Disable  
             1: Enable
- Bit 0      **PWMPE**: PWM Period match interrupt control  
             0: Disable  
             1: Enable

• **MF1 Register**

Bit	7	6	5	4	3	2	1	0
Name	OVP1F	OVP0F	PTMAF	PTMPF	OVP1E	OVP0E	PTMAE	PTMPE
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

- Bit 7      **OVP1F**: OVP1 interrupt request flag  
0: No request  
1: Interrupt request
- Bit 6      **OVP0F**: OVP0 interrupt request flag  
0: No request  
1: Interrupt request
- Bit 5      **PTMAF**: PTM Comparator A match interrupt request flag  
0: No request  
1: Interrupt request
- Bit 4      **PTMPF**: PTM Comparator P match interrupt request flag  
0: No request  
1: Interrupt request
- Bit 3      **OVP1E**: OVP1 interrupt control  
0: Disable  
1: Enable
- Bit 2      **OVP0E**: OVP0 interrupt control  
0: Disable  
1: Enable
- Bit 1      **PTMAE**: PTM Comparator A match interrupt control  
0: Disable  
1: Enable
- Bit 0      **PTMPE**: PTM Comparator P match interrupt control  
0: Disable  
1: Enable

• **MF12 Register**

Bit	7	6	5	4	3	2	1	0
Name	TB1F	TMCPF	CTM0AF	CTM0PF	TB1E	TMCPE	CTM0AE	CTM0PE
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

- Bit 7      **TB1F**: Time Base 1 interrupt request flag  
0: No request  
1: Interrupt request
- Bit 6      **TMCPF**: TMC Period interrupt request flag  
0: No request  
1: Interrupt request
- Bit 5      **CTM0AF**: CTM0 Comparator A match interrupt request flag  
0: No request  
1: Interrupt request
- Bit 4      **CTM0PF**: CTM0 Comparator P match interrupt request flag  
0: No request  
1: Interrupt request
- Bit 3      **TB1E**: Time Base 1 interrupt control  
0: Disable  
1: Enable

- Bit 2      **TMCPE**: TMC Period interrupt control  
           0: Disable  
           1: Enable
- Bit 1      **CTM0AE**: CTM0 Comparator A match interrupt control  
           0: Disable  
           1: Enable
- Bit 0      **CTM0PE**: CTM0 Comparator P match interrupt control  
           0: Disable  
           1: Enable

• **MFI3 Register**

Bit	7	6	5	4	3	2	1	0
Name	LVF	TMCAF	CTM1AF	CTM1PF	LVE	TMCAE	CTM1AE	CTM1PE
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

- Bit 7      **LVF**: LVD interrupt request flag  
           0: No request  
           1: Interrupt request
- Bit 6      **TMCAF**: TMCA interrupt request flag  
           0: No request  
           1: Interrupt request
- Bit 5      **CTM1AF**: CTM1 Comparator A match interrupt request flag  
           0: No request  
           1: Interrupt request
- Bit 4      **CTM1PF**: CTM1 Comparator P match interrupt request flag  
           0: No request  
           1: Interrupt request
- Bit 3      **LVE**: LVD interrupt control  
           0: Disable  
           1: Enable
- Bit 2      **TMCAE**: TMCA interrupt control  
           0: Disable  
           1: Enable
- Bit 1      **CTM1AE**: CTM1 Comparator A match interrupt control  
           0: Disable  
           1: Enable
- Bit 0      **CTM1PE**: CTM1 Comparator P match interrupt control  
           0: Disable  
           1: Enable

• **MFI4 Register**

Bit	7	6	5	4	3	2	1	0
Name	—	DEF	CTM2AF	CTM2PF	—	DEE	CTM2AE	CTM2PE
R/W	—	R/W	R/W	R/W	—	R/W	R/W	R/W
POR	—	0	0	0	—	0	0	0

- Bit 7      Unimplemented, read as “0”
- Bit 6      **DEF**: Data EEPROM interrupt request flag  
           0: No request  
           1: Interrupt request
- Bit 5      **CTM2AF**: CTM2 Comparator A match interrupt request flag  
           0: No request  
           1: Interrupt request

Bit 4	<b>CTM2PF</b> : CTM2 Comparator P match interrupt request flag 0: No request 1: Interrupt request
Bit 3	Unimplemented, read as “0”
Bit 2	<b>DEE</b> : Data EEPROM interrupt control 0: Disable 1: Enable
Bit 1	<b>CTM2AE</b> : CTM2 Comparator A match interrupt control 0: Disable 1: Enable
Bit 0	<b>CTM2PE</b> : CTM2 Comparator P match interrupt control 0: Disable 1: Enable

### Interrupt Operation


When the conditions for an interrupt event occur, such as a TM Comparator P, Comparator A match or A/D conversion completion etc., the relevant interrupt request flag will be set. Whether the request flag actually generates a program jump to the relevant interrupt vector is determined by the condition of the interrupt enable bit. If the enable bit is set high then the program will jump to its relevant vector, if the enable bit is zero then although the interrupt request flag is set an actual interrupt will not be generated and the program will not jump to the relevant interrupt vector. The global interrupt enable bit, if cleared to zero, will disable all interrupts.

When an interrupt is generated, the Program Counter, which stores the address of the next instruction to be executed, will be transferred onto the stack. The Program Counter will then be loaded with a new address which will be the value of the corresponding interrupt vector. The microcontroller will then fetch its next instruction from this interrupt vector. The instruction at this vector will usually be a “JMP” which will jump to another section of program which is known as the interrupt service routine. Here is located the code to control the appropriate interrupt. The interrupt service routine must be terminated with a “RETI”, which retrieves the original Program Counter address from the stack and allows the microcontroller to continue with normal execution at the point where the interrupt occurred.

The various interrupt enable bits, together with their associated request flags, are shown in the Accompanying diagrams with their order of priority. Some interrupt sources have their own individual vector while others share the same multi-function interrupt vector. Once an interrupt subroutine is serviced, all the other interrupts will be blocked, as the global interrupt enable bit, EMI bit will be cleared automatically. This will prevent any further interrupt nesting from occurring. However, if other interrupt requests occur during this interval, although the interrupt will not be immediately serviced, the request flag will still be recorded.

If an interrupt requires immediate servicing while the program is already in another interrupt service routine, the EMI bit should be set after entering the routine, to allow interrupt nesting. If the stack is full, the interrupt request will not be acknowledged, even if the related interrupt is enabled, until the Stack Pointer is decremented. If immediate service is desired, the stack must be prevented from becoming full. In case of simultaneous requests, the accompanying diagram shows the priority that is applied. All of the interrupt request flags when set will wake-up the device if it is in SLEEP or IDLE Mode, however to prevent a wake-up from occurring the corresponding flag should be set before the device is in SLEEP or IDLE Mode.

Legend	
	Request Flag, no auto reset in ISR
	Request Flag, auto reset in ISR
	Enable Bit




### External Interrupts

The external interrupts are controlled by signal transitions on the pins INT0~INT1. An external interrupt request will take place when the external interrupt request flags, INT0F~INT1F, are set, which will occur when a transition, whose type is chosen by the edge select bits, appears on the external interrupt pins. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and respective external interrupt enable bit, INT0E~INT1E, must first be set. Additionally the correct interrupt edge type must be selected using the INTEG register to enable the external interrupt function and to choose the trigger edge type. As the external interrupt pins are pin-shared with I/O pins, they can only be configured as external interrupt pins if their external interrupt enable bit in the corresponding interrupt register has been set and the external interrupt pin is selected by the corresponding pin-shared function selection bits. The pin must also be setup as an input by setting the corresponding bit in the port control register. When the interrupt is enabled, the stack is not full and the correct transition type appears on the external interrupt pin, a subroutine call to the external interrupt vector, will take place. When the interrupt is serviced, the external interrupt request flags, INT0F~INT1F, will be automatically reset and the EMI bit will be automatically cleared to disable other interrupts. Note that any pull-high resistor selections on the external interrupt pins will remain valid even if the pin is used as an external interrupt input.

The INTEG register is used to select the type of active edge that will trigger the external interrupt. A choice of either rising or falling or both edge types can be chosen to trigger an external interrupt. Note that the INTEG register can also be used to disable the external interrupt function.

### ERSG Interrupt

The ERSG interrupt is controlled by the OVPn interrupt outputs and the Phase protection output.



An ERSG interrupt request will take place when the ERSG interrupt request flag, ERSGF, is set, a situation that will occur when an OVPn event or the Phase protection error occurs and the corresponding ERSGCn bit is set high to enable the error signal interrupt output. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and ERSG interrupt enable bit, ERSGE, must first be set. When the interrupt is enabled, the stack is not full and the OVP2INT, OVP3INT, OVP4INT or the PHASEP signal generates, a subroutine call to the ERSG interrupt vector, will take place. When the interrupt is serviced, the ERSG interrupt request flag will be automatically reset and the EMI bit will be automatically cleared to disable other interrupts.

## **Phase Protection Interrupt**

The Phase protection interrupt is controlled by the phase protect detection output signal PHASEP. A Phase protection interrupt request will take place when the Phase protection interrupt request flag, PHASEF, is set, a situation that will occur when the phase 0 or phase 1 width is zero or lower than the preset value. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and Phase protection interrupt enable bit, PHASEE, must first be set. When the interrupt is enabled, the stack is not full and a zero or too lower phase 0/phase 1 width is detected, a subroutine call to the Phase protection interrupt vector, will take place. When the interrupt is serviced, the Phase protection interrupt request flag will be automatically reset and the EMI bit will be automatically cleared to disable other interrupts.

## **OVPn Interrupts**

The OVPn interrupt is controlled by the Over voltage protection n function. The OVP2~OVP6 have their own independent interrupt while the OVP0 and OVP1 are contained within the Multi-function Interrupts.

An OVPn interrupt request will take place when the OVPn interrupt request flag, OVPnF, is set, a situation that will occur when an OVPn input voltage is larger than a preset voltage. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and OVPn interrupt enable bit, OVPnE, must first be set. For the OVP0 and OVP1 interrupts, the corresponding multi-function interrupt enable bit should also be set. When the interrupt is enabled, the stack is not full and a larger voltage than the preset reference value is input, a subroutine call to the OVPn interrupt vector or to the respective Multi-function Interrupt vector, will take place. When the interrupt is serviced, the OVPn interrupt request flag will be automatically reset and the EMI bit will be automatically cleared to disable other interrupts. However for the OVP0 and OVP1 interrupts, only the Multi-function interrupt request flag will be automatically cleared. As the interrupt request flag will not be automatically cleared, it has to be cleared by the application program.

## **USIM Interrupt**

The Universal Serial Interface Module Interrupt, also known as the USIM interrupt, will take place when the USIM Interrupt request flag, USIMF, is set. As the USIM interface can operate in three modes which are SPI mode, I<sup>2</sup>C mode and UART mode, the USIMF flag can be set by different conditions depending on the selected interface mode.

If the SPI or I<sup>2</sup>C mode is selected, the USIM interrupt can be triggered when a byte of data has been received or transmitted by the USIM SPI or I<sup>2</sup>C interface, or an I<sup>2</sup>C slave address match occurs, or an I<sup>2</sup>C bus time-out occurs. If the UART mode is selected, several individual UART conditions including a transmitter data register empty, transmitter idle, receiver data available, receiver overrun, address detect and an RX pin wake-up, can generate a USIM interrupt with the USIMF flag bit set high.

To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and the Universal Serial Interface Module Interrupt enable bit, USIME, must first be set. When the interrupt is enabled, the stack is not full and any of the above described situations occurs, a subroutine call to the respective Interrupt vector, will take place. When the interrupt is serviced, the Universal Serial Interface Module Interrupt flag, USIMF, will be automatically cleared. The EMI bit will also be automatically cleared to disable other interrupts.

Note that if the USIM interrupt is triggered by the UART interface, after the interrupt has been serviced, the UUSR register flags will only be cleared when certain actions are taken by the UART, the details of which are given in the UART section.

### Multi-function Interrupts

Within the device there are five Multi-function interrupts. Unlike the other independent interrupts, these interrupts have no independent source, but rather are formed from other existing interrupt sources, namely the A/D converter interrupt, Time base interrupt, PWM duty and period match interrupts, OVP0 and OVP1 interrupts, TM interrupts, LVD interrupt and EEPROM write operation interrupt.

A Multi-function interrupt request will take place when any of the Multi-function interrupt request flags MFnF are set. The Multi-function interrupt flags will be set when any of their included functions generate an interrupt request flag. When the Multi-function interrupt is enabled and the stack is not full, and either one of the interrupts contained within each of Multi-function interrupt occurs, a subroutine call to one of the Multi-function interrupt vectors will take place. When the interrupt is serviced, the related Multi-function request flag will be automatically reset and the EMI bit will be automatically cleared to disable other interrupts.

However, it must be noted that, although the Multi-function Interrupt request flags will be automatically reset when the interrupt is serviced, the request flags from the original source of the Multi-function interrupts will not be automatically reset and must be manually reset by the application program.


### A/D Converter Interrupt

The device contains an A/D converter which is contained within the Multi-function Interrupt. The A/D Converter Interrupt is controlled by the termination of an A/D conversion process. An A/D Converter Interrupt request will take place when the A/D Converter Interrupt request flag, ADF, is set, which occurs when the A/D conversion process finishes. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and A/D converter Interrupt enable bit, ADE, and relevant Multi-function Interrupt enable bit, MFnE, must first be set. When the interrupt is enabled, the stack is not full and the A/D conversion process has ended, a subroutine call to the relevant Multi-function Interrupt vector location will take place. When the interrupt is serviced, the EMI bit will be automatically cleared to disable other interrupts. However, only the related MFnF flag will be automatically cleared. As the A/D Converter Interrupt flag, ADF, will not be automatically cleared, it has to be cleared by the application program.

### Time Base Interrupts

The Time Base Interrupts are contained within the Multi-function Interrupt. The function of the Time Base Interrupt is to provide regular time signals in the form of an internal interrupt. It is controlled by the overflow signal from its internal timer. When this happens its interrupt request flag, TBnF, will be set. To allow the program to branch to its respective interrupt vector addresses, the global interrupt enable bit, EMI and Time Base enable bit, TBnE, and relevant Multi-function interrupt enable bit, MFnF, must first be set. When the interrupt is enabled, the stack is not full and the Time Base overflows, a subroutine call to the relevant multi-function interrupt vector location will take place. When the interrupt is serviced, the EMI bit will be cleared to disable other interrupts. However, only the related MFnF flag will be automatically cleared. As the Time Base Interrupt flag, TBnF will not be automatically cleared, it has to be cleared by the application program.

The purpose of the Time Base Interrupt is to provide an interrupt signal at fixed time periods. Its clock source,  $f_{PSC}$ , originates from the internal clock source  $f_{SYS}$ ,  $f_{SYS}/4$  or  $f_{SUB}$  and then passes through a divider, the division ratio of which is selected by programming the appropriate bits in the TB0C and TB1C registers to obtain longer interrupt periods whose value ranges. The clock source which in turn controls the Time Base interrupt period is selected using the CLKSEL [1:0] bits in the PSCR register.



**Time Base Interrupts (n=0~1)**

• **PSCR Register**

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	—	—	—	CLKSEL1	CLKSEL0
R/W	—	—	—	—	—	—	R/W	R/W
POR	—	—	—	—	—	—	0	0

Bit 7~2 Unimplemented, read as “0”

Bit 1~0 **CLKSEL1~CLKSEL0**: Prescaler clock source  $f_{PSC}$  selection

00:  $f_{SYS}$

01:  $f_{SYS}/4$

1x:  $f_{SUB}$

• **TB0C Register**

Bit	7	6	5	4	3	2	1	0
Name	TB0ON	—	—	—	—	TB02	TB01	TB00
R/W	R/W	—	—	—	—	R/W	R/W	R/W
POR	0	—	—	—	—	0	0	0

Bit 7 **TB0ON**: Time Base 0 Enable Control

0: Disable

1: Enable

Bit 6~3 Unimplemented, read as “0”

Bit 2~0 **TB02~TB00**: Time Base 0 time-out period selection

000:  $2^8/f_{PSC}$

001:  $2^9/f_{PSC}$

010:  $2^{10}/f_{PSC}$

011:  $2^{11}/f_{PSC}$

100:  $2^{12}/f_{PSC}$

101:  $2^{13}/f_{PSC}$

110:  $2^{14}/f_{PSC}$

111:  $2^{15}/f_{PSC}$

• **TB1C Register**

Bit	7	6	5	4	3	2	1	0
Name	TB1ON	—	—	—	—	TB12	TB11	TB10
R/W	R/W	—	—	—	—	R/W	R/W	R/W
POR	0	—	—	—	—	0	0	0

Bit 7      **TB1ON**: Time Base 1 Enable Control  
             0: Disable  
             1: Enable

Bit 6~3    Unimplemented, read as “0”

Bit 2~0    **TB12~TB10**: Time Base 1 time-out period selection  
             000:  $2^8/f_{PSC}$   
             001:  $2^9/f_{PSC}$   
             010:  $2^{10}/f_{PSC}$   
             011:  $2^{11}/f_{PSC}$   
             100:  $2^{12}/f_{PSC}$   
             101:  $2^{13}/f_{PSC}$   
             110:  $2^{14}/f_{PSC}$   
             111:  $2^{15}/f_{PSC}$

**PWM Duty and Period Interrupts**

The PWMP and PWMD interrupts are contained in the multi-function interrupts. A PWM period or duty interrupt request will take place when the PWM period or duty interrupt request flag, PWMPF or PWMDF, are set, which occurs when the PWM Period or Duty matches. To allow the program to branch to its respectively interrupt vector address, the global interrupt enable bit, EMI, the PWM Period or Duty match interrupt enable bit, PWMPE or PWMDE, and their relevant multi-function interrupt enable bit, must first be set. When the interrupt is enabled, the stack is not full and the PWM Period or Duty matches, a subroutine call to the vector location will take place. When the interrupt is serviced, the EMI bit will be automatically cleared to disable other interrupts and the multi-function interrupt request flag will also be automatically reset, but the period or duty interrupt request flag, PWMDF or PWMPF, must be manually cleared by the application program.

**TM Interrupts**

The Compact and Periodic TMs have two interrupts, one comes from the comparator A match situation and the other comes from the comparator P match situation. All of the TM interrupts are contained within the Multi-function Interrupts. For all of the TM types there are two interrupt request flags and two enable control bits. A TM interrupt request will take place when any of the TM request flags are set, a situation which occurs when a TM comparator P or A match situation happens.

To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, respective TM Interrupt enable bit, and relevant Multi-function Interrupt enable bit, MFnE, must first be set. When the interrupt is enabled, the stack is not full and a TM comparator match situation occurs, a subroutine call to the relevant Multi-function Interrupt vector locations, will take place. When the TM interrupt is serviced, the EMI bit will be automatically cleared to disable other interrupts. However, only the related MFnF flag will be automatically cleared. As the TM interrupt request flags will not be automatically cleared, they have to be cleared by the application program.

### **TMC Interrupts**

The 10-bit TMC has two interrupts, TMCP and TMCA interrupts. The TMCP interrupt is triggered by the 10-bit counter overflow situations and the TMCA interrupt occurs when a preset time has elapsed in Timer/Counter mode or an active edge transition is captured in Capture Input mode and then the counter value is latched into the TMCCRA register. All of the TMC interrupts are contained within the Multi-function Interrupts. There are two interrupt request flags and two enable control bits. A TMCP or TMCA interrupt request will take place when the TMCP or TMCA request flag is set, a situation which occurs when a corresponding interrupt trigger event occurs.

To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, respective TMCP or TMCA Interrupt enable bit, and relevant Multi-function Interrupt enable bit, MFnE, must first be set. When the interrupt is enabled, the stack is not full and a TMCP or TMCA interrupt trigger event occurs, a subroutine call to the relevant Multi-function Interrupt vector location, will take place. When the TMCP or TMCA interrupt is serviced, the EMI bit will be automatically cleared to disable other interrupts. However, only the related MFnF flag will be automatically cleared. As the TMCPF or TMCAF interrupt request flag will not be automatically cleared, it has to be cleared by the application program.

### **LVD Interrupt**

The Low Voltage Detector Interrupt is contained within the Multi-function Interrupt. A LVD Interrupt request will take place when the LVD Interrupt request flag, LVF, is set, which occurs when the Low Voltage Detector function detects a low power supply voltage. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, Low Voltage Interrupt enable bit, LVE, and associated Multi-function interrupt enable bit, must first be set. When the interrupt is enabled, the stack is not full and a low voltage condition occurs, a subroutine call to the Multi-function Interrupt vector, will take place. When the Low Voltage Interrupt is serviced, the EMI bit will be automatically cleared to disable other interrupts, however only the Multi-function interrupt request flag will be also automatically cleared. As the LVF flag will not be automatically cleared, it has to be cleared by the application program.

### **EEPROM Write Interrupt**

The EEPROM Write Interrupt is contained within the Multi-function Interrupt. An EEPROM Write Interrupt request will take place when the EEPROM Write Interrupt request flag, DEF, is set, which occurs when an EEPROM Write cycle ends. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, EEPROM Write Interrupt enable bit, DEE, and associated Multi-function interrupt enable bit must first be set. When the interrupt is enabled, the stack is not full and an EEPROM Write cycle ends, a subroutine call to the respective Multi-function Interrupt vector will take place. When the EEPROM Write Interrupt is serviced, the EMI bit will be automatically cleared to disable other interrupts. However, only the Multi-function interrupt request flag will be automatically cleared. As the DEF flag will not be automatically cleared, it has to be cleared by the application program.

## Interrupt Wake-up Function

Each of the interrupt functions has the capability of waking up the microcontroller when in the SLEEP or IDLE Mode. A wake-up is generated when an interrupt request flag changes from low to high and is independent of whether the interrupt is enabled or not. Therefore, even though the device is in the SLEEP or IDLE Mode and its system oscillator stopped, situations such as external edge transitions on the external interrupt pins, a low power supply voltage may cause their respective interrupt flag to be set high and consequently generate an interrupt. Care must therefore be taken if spurious wake-up situations are to be avoided. If an interrupt wake-up function is to be disabled then the corresponding interrupt request flag should be set high before the device enters the SLEEP or IDLE Mode. The interrupt enable bits have no effect on the interrupt wake-up function.

## Programming Considerations

By disabling the relevant interrupt enable bits, a requested interrupt can be prevented from being serviced, however, once an interrupt request flag is set, it will remain in this condition in the interrupt register until the corresponding interrupt is serviced or until the request flag is cleared by the application program.

Where a certain interrupt is contained within a Multi-function interrupt, then when the interrupt service routine is executed, as only the Multi-function interrupt request flags, MF<sub>n</sub>F, will be automatically cleared, the individual request flag for the function needs to be cleared by the application program.

It is recommended that programs do not use the “CALL” instruction within the interrupt service subroutine. Interrupts often occur in an unpredictable manner or need to be serviced immediately. If only one stack is left and the interrupt is not well controlled, the original control sequence will be damaged once a CALL subroutine is executed in the interrupt subroutine.

Every interrupt has the capability of waking up the microcontroller when it is in SLEEP or IDLE Mode, the wake up being generated when the interrupt request flag changes from low to high. If it is required to prevent a certain interrupt from waking up the microcontroller then its respective request flag should be first set high before enter SLEEP or IDLE Mode.

As only the Program Counter is pushed onto the stack, then when the interrupt is serviced, if the contents of the accumulator, status register or other registers are altered by the interrupt service program, their contents should be saved to the memory at the beginning of the interrupt service routine.

To return from an interrupt subroutine, either a RET or RETI instruction may be executed. The RETI instruction in addition to executing a return to the main program also automatically sets the EMI bit high to allow further interrupts. The RET instruction however only executes a return to the main program leaving the EMI bit in its present zero state and therefore disabling the execution of further interrupts.

## Low Voltage Detector – LVD

This device has a Low Voltage Detector function, also known as LVD. This enabled the device to monitor the power supply voltage,  $V_{DD}$ , and provide a warning signal should it fall below a certain level. This function may be especially useful in battery applications where the supply voltage will gradually reduce as the battery ages, as it allows an early warning battery low signal to be generated. The Low Voltage Detector also has the capability of generating an interrupt signal.

### LVD Register

The Low Voltage Detector function is controlled using a single register with the name LVDC. Three bits in this register, VLVD2~VLVD0, are used to select one of three fixed voltages below which a low voltage condition will be determined. A low voltage condition is indicated when the LVDO bit is set. If the LVDO bit is low, this indicates that the  $V_{DD}$  voltage is above the preset low voltage value. The LVDEN bit is used to control the overall on/off function of the low voltage detector. Setting the bit high will enable the low voltage detector. Clearing the bit to zero will switch off the internal low voltage detector circuits. As the low voltage detector will consume a certain amount of power, it may be desirable to switch off the circuit when not in use, an important consideration in power sensitive battery powered applications.

#### • LVDC Register

Bit	7	6	5	4	3	2	1	0
Name	—	—	LVDO	LVDEN	VBGEN	VLVD2	VLVD1	VLVD0
R/W	—	—	R	R/W	R/W	R/W	R/W	R/W
POR	—	—	0	0	0	0	0	0

Bit 7~6 Unimplemented, read as “0”

Bit 5 **LVDO**: LVD Output Flag  
0: No Low Voltage Detect  
1: Low Voltage Detect


Bit 4 **LVDEN**: Low Voltage Detector Control  
0: Disable  
1: Enable

Bit 3 **VBGEN**: Bandgap buffer Control  
0: Disable  
1: Enable  
The Bandgap is enabled when LVD or LVR is enabled or the VBGEN bit is set high.

Bit 2~0 **VLVD2~VLVD0**: Select LVD Reference Voltage  
101: 3.3V  
110: 3.6V  
111: 4.0V  
Others: Undefined

### LVD Operation

The Low Voltage Detector function operates by comparing the power supply voltage,  $V_{DD}$ , with a pre-specified voltage level stored in the LVDC register. This has three options of 3.3V, 3.6V and 4.0V. When the power supply voltage,  $V_{DD}$ , falls below this pre-determined reference value, the LVDO bit will be set high indicating a low power supply voltage condition. When the device is in the SLEEP mode the Low Voltage Detector will disable even if the LVDEN bit is high. After enabling the Low Voltage Detector, a time delay  $t_{LVDs}$  should be allowed for the circuitry to stabilise before reading the LVDO bit. Note also that as the  $V_{DD}$  voltage may rise and fall rather slowly, at the voltage nears that of  $V_{LVD}$ , there may be multiple bit LVDO transitions.



The Low Voltage Detector also has its own interrupt which is contained within one of the Multi-function interrupts, providing an alternative means of low voltage detection, in addition to polling the LVDO bit. The interrupt will only be generated after a delay of  $t_{LVD}$  after the LVDO bit has been set high by a low voltage condition. In this case, the LVF interrupt request flag will be set, causing an interrupt to be generated if  $V_{DD}$  falls below the preset LVD voltage. This will cause the device to wake-up from the IDLE Mode, however if the Low Voltage Detector wake up function is not required then the LVF flag should be first set high before the device enters the IDLE Mode.

## Application Descriptions – Half-bridge Induction Cooker

Generally half-bridge induction cookers have mainly four functions, which are power control, phase detection, protection functions as well as power measurement and display. The complementary signals, PWM0 and PWM1, and two sets of dead-time insertion circuit with adjustable dead time can be used for power control. In the serial resonant circuit, the current sensors and PWM signals are used for phase detection. Over-current protection, surge and phase protection are needed during the power control process. The remaining functions are for the power measurement and display. This Holtek half-bridge induction cooker ASSP MCU can provide all the control signals to implement the above-mentioned functions.

### Functional Description

The following will describe the operating principles of Power Control, Phase Detection and Protection functions in half-bridge induction cooker applications.

#### Power Control Operating Principle

The power of half-bridge induction cookers is determined by the complementary PWM output frequency. The higher the PWM frequency and the serial resonant inductance, the larger the current phase lags. The larger the inductance the lower the current and power. The PWM operating frequency is changed from a high frequency to a low frequency and then fixed at the PWM frequency where the power value reaches the setup value. If the phase difference is zero which means the voltage and current have the same phase, this frequency is called the resonant frequency at which the current has the maximum power. Generally the PWM frequency which controls the power will be higher than the resonant frequency, and will have a safe angular difference with the resonant frequency to ensure the operating frequency remains within the serial resonance inductance region.


Two sets of deadtime control circuits can insert a deadtime into the PWM0 and PWM1 outputs. During the transition of the external driving transistors, there may be short periods of time when both the top and bottom sides are simultaneously on, which will result in a momentary short circuit. To avoid this situation, a dead time can be inserted.

**Phase Detection and Protection Operating Principle**

Two groups of phase detection circuits, Phase Detector 0 and Phase Detector 1 are provided. Phase detector 0 is used to compare the PWM0 and OVP0INT signal phases and output the Phase 0 signal, while Phase Detector 1 is to compare the PWM1 and OVP1INT signal phases and output the Phase 1 signal.

If the OVPnINT signal (current signal) and the PWMn signal (voltage signal) has no phase difference, the Phase n signal will have constant zero level. In this case, the half-bridge outputs the maximum output power. If the current signal phase lags the voltage signal, the Phase n outputs a high level. Use the Phase n width to calculate the phase difference between the two signals and then to adjust the output power. If the voltage signal phase lags the current signal, this means that the phase n width cannot be detected resulting in the corresponding protection circuit being triggered.

**Hardware Block Diagram**





## **Instruction Set**

### **Introduction**

Central to the successful operation of any microcontroller is its instruction set, which is a set of program instruction codes that directs the microcontroller to perform certain operations. In the case of Holtek microcontroller, a comprehensive and flexible set of over 60 instructions is provided to enable programmers to implement their application with the minimum of programming overheads.

For easier understanding of the various instruction codes, they have been subdivided into several functional groupings.

### **Instruction Timing**

Most instructions are implemented within one instruction cycle. The exceptions to this are branch, call, or table read instructions where two instruction cycles are required. One instruction cycle is equal to 4 system clock cycles, therefore in the case of an 8MHz system oscillator, most instructions would be implemented within 0.5 $\mu$ s and branch or call instructions would be implemented within 1 $\mu$ s. Although instructions which require one more cycle to implement are generally limited to the JMP, CALL, RET, RETI and table read instructions, it is important to realize that any other instructions which involve manipulation of the Program Counter Low register or PCL will also take one more cycle to implement. As instructions which change the contents of the PCL will imply a direct jump to that new address, one more cycle will be required. Examples of such instructions would be “CLR PCL” or “MOV PCL, A”. For the case of skip instructions, it must be noted that if the result of the comparison involves a skip operation then this will also take one more cycle, if no skip is involved then only one cycle is required.

### **Moving and Transferring Data**

The transfer of data within the microcontroller program is one of the most frequently used operations. Making use of several kinds of MOV instructions, data can be transferred from registers to the Accumulator and vice-versa as well as being able to move specific immediate data directly into the Accumulator. One of the most important data transfer applications is to receive data from the input ports and transfer data to the output ports.

### **Arithmetic Operations**

The ability to perform certain arithmetic operations and data manipulation is a necessary feature of most microcontroller applications. Within the Holtek microcontroller instruction set are a range of add and subtract instruction mnemonics to enable the necessary arithmetic to be carried out. Care must be taken to ensure correct handling of carry and borrow data when results exceed 255 for addition and less than 0 for subtraction. The increment and decrement instructions such as INC, INCA, DEC and DECA provide a simple means of increasing or decreasing by a value of one of the values in the destination specified.

## Logical and Rotate Operation

The standard logical operations such as AND, OR, XOR and CPL all have their own instruction within the Holtek microcontroller instruction set. As with the case of most instructions involving data manipulation, data must pass through the Accumulator which may involve additional programming steps. In all logical data operations, the zero flag may be set if the result of the operation is zero. Another form of logical data manipulation comes from the rotate instructions such as RR, RL, RRC and RLC which provide a simple means of rotating one bit right or left. Different rotate instructions exist depending on program requirements. Rotate instructions are useful for serial port programming applications where data can be rotated from an internal register into the Carry bit from where it can be examined and the necessary serial bit set high or low. Another application which rotate data operations are used is to implement multiplication and division calculations.

## Branches and Control Transfer

Program branching takes the form of either jumps to specified locations using the JMP instruction or to a subroutine using the CALL instruction. They differ in the sense that in the case of a subroutine call, the program must return to the instruction immediately when the subroutine has been carried out. This is done by placing a return instruction “RET” in the subroutine which will cause the program to jump back to the address right after the CALL instruction. In the case of a JMP instruction, the program simply jumps to the desired location. There is no requirement to jump back to the original jumping off point as in the case of the CALL instruction. One special and extremely useful set of branch instructions are the conditional branches. Here a decision is first made regarding the condition of a certain data memory or individual bits. Depending upon the conditions, the program will continue with the next instruction or skip over it and jump to the following instruction. These instructions are the key to decision making and branching within the program perhaps determined by the condition of certain input switches or by the condition of internal data bits.

## Bit Operations

The ability to provide single bit operations on Data Memory is an extremely flexible feature of all Holtek microcontrollers. This feature is especially useful for output port bit programming where individual bits or port pins can be directly set high or low using either the “SET [m].i” or “CLR [m].i” instructions respectively. The feature removes the need for programmers to first read the 8-bit output port, manipulate the input data to ensure that other bits are not changed and then output the port with the correct new data. This read-modify-write process is taken care of automatically when these bit operation instructions are used.

## Table Read Operations

Data storage is normally implemented by using registers. However, when working with large amounts of fixed data, the volume involved often makes it inconvenient to store the fixed data in the Data Memory. To overcome this problem, Holtek microcontrollers allow an area of Program Memory to be setup as a table where data can be directly stored. A set of easy to use instructions provides the means by which this fixed data can be referenced and retrieved from the Program Memory.

## Other Operations

In addition to the above functional instructions, a range of other instructions also exist such as the “HALT” instruction for Power-down operations and instructions to control the operation of the Watchdog Timer for reliable program operations under extreme electric or electromagnetic environments. For their relevant operations, refer to the functional related sections.

## Instruction Set Summary

The instructions related to the data memory access in the following table can be used when the desired data memory is located in Data Memory sector 0.

### Table Conventions

x: Bits immediate data  
m: Data Memory address  
A: Accumulator  
i: 0~7 number of bits  
addr: Program memory address

Mnemonic	Description	Cycles	Flag Affected
<b>Arithmetic</b>			
ADD A,[m]	Add Data Memory to ACC	1	Z, C, AC, OV, SC
ADDM A,[m]	Add ACC to Data Memory	1 <sup>Note</sup>	Z, C, AC, OV, SC
ADD A,x	Add immediate data to ACC	1	Z, C, AC, OV, SC
ADC A,[m]	Add Data Memory to ACC with Carry	1	Z, C, AC, OV, SC
ADCM A,[m]	Add ACC to Data memory with Carry	1 <sup>Note</sup>	Z, C, AC, OV, SC
SUB A,x	Subtract immediate data from the ACC	1	Z, C, AC, OV, SC, CZ
SUB A,[m]	Subtract Data Memory from ACC	1	Z, C, AC, OV, SC, CZ
SUBM A,[m]	Subtract Data Memory from ACC with result in Data Memory	1 <sup>Note</sup>	Z, C, AC, OV, SC, CZ
SBC A,x	Subtract immediate data from ACC with Carry	1	Z, C, AC, OV, SC, CZ
SBC A,[m]	Subtract Data Memory from ACC with Carry	1	Z, C, AC, OV, SC, CZ
SBCM A,[m]	Subtract Data Memory from ACC with Carry, result in Data Memory	1 <sup>Note</sup>	Z, C, AC, OV, SC, CZ
DAA [m]	Decimal adjust ACC for Addition with result in Data Memory	1 <sup>Note</sup>	C
<b>Logic Operation</b>			
AND A,[m]	Logical AND Data Memory to ACC	1	Z
OR A,[m]	Logical OR Data Memory to ACC	1	Z
XOR A,[m]	Logical XOR Data Memory to ACC	1	Z
ANDM A,[m]	Logical AND ACC to Data Memory	1 <sup>Note</sup>	Z
ORM A,[m]	Logical OR ACC to Data Memory	1 <sup>Note</sup>	Z
XORM A,[m]	Logical XOR ACC to Data Memory	1 <sup>Note</sup>	Z
AND A,x	Logical AND immediate Data to ACC	1	Z
OR A,x	Logical OR immediate Data to ACC	1	Z
XOR A,x	Logical XOR immediate Data to ACC	1	Z
CPL [m]	Complement Data Memory	1 <sup>Note</sup>	Z
CPLA [m]	Complement Data Memory with result in ACC	1	Z
<b>Increment &amp; Decrement</b>			
INCA [m]	Increment Data Memory with result in ACC	1	Z
INC [m]	Increment Data Memory	1 <sup>Note</sup>	Z
DECA [m]	Decrement Data Memory with result in ACC	1	Z
DEC [m]	Decrement Data Memory	1 <sup>Note</sup>	Z
<b>Rotate</b>			
RRA [m]	Rotate Data Memory right with result in ACC	1	None
RR [m]	Rotate Data Memory right	1 <sup>Note</sup>	None
RRCA [m]	Rotate Data Memory right through Carry with result in ACC	1	C
RRC [m]	Rotate Data Memory right through Carry	1 <sup>Note</sup>	C
RLA [m]	Rotate Data Memory left with result in ACC	1	None
RL [m]	Rotate Data Memory left	1 <sup>Note</sup>	None
RLCA [m]	Rotate Data Memory left through Carry with result in ACC	1	C
RLC [m]	Rotate Data Memory left through Carry	1 <sup>Note</sup>	C

Mnemonic	Description	Cycles	Flag Affected
<b>Data Move</b>			
MOV A,[m]	Move Data Memory to ACC	1	None
MOV [m],A	Move ACC to Data Memory	1 <sup>Note</sup>	None
MOV A,x	Move immediate data to ACC	1	None
<b>Bit Operation</b>			
CLR [m].i	Clear bit of Data Memory	1 <sup>Note</sup>	None
SET [m].i	Set bit of Data Memory	1 <sup>Note</sup>	None
<b>Branch Operation</b>			
JMP addr	Jump unconditionally	2	None
SZ [m]	Skip if Data Memory is zero	1 <sup>Note</sup>	None
SZA [m]	Skip if Data Memory is zero with data movement to ACC	1 <sup>Note</sup>	None
SZ [m].i	Skip if bit i of Data Memory is zero	1 <sup>Note</sup>	None
SNZ [m]	Skip if Data Memory is not zero	1 <sup>Note</sup>	None
SNZ [m].i	Skip if bit i of Data Memory is not zero	1 <sup>Note</sup>	None
SIZ [m]	Skip if increment Data Memory is zero	1 <sup>Note</sup>	None
SDZ [m]	Skip if decrement Data Memory is zero	1 <sup>Note</sup>	None
SIZA [m]	Skip if increment Data Memory is zero with result in ACC	1 <sup>Note</sup>	None
SDZA [m]	Skip if decrement Data Memory is zero with result in ACC	1 <sup>Note</sup>	None
CALL addr	Subroutine call	2	None
RET	Return from subroutine	2	None
RET A,x	Return from subroutine and load immediate data to ACC	2	None
RETI	Return from interrupt	2	None
<b>Table Read Operation</b>			
TABRD [m]	Read table (specific page) to TBLH and Data Memory	2 <sup>Note</sup>	None
TABRDL [m]	Read table (last page) to TBLH and Data Memory	2 <sup>Note</sup>	None
ITABRD [m]	Increment table pointer TBLP first and Read table (specific page) to TBLH and Data Memory	2 <sup>Note</sup>	None
ITABRDL [m]	Increment table pointer TBLP first and Read table (last page) to TBLH and Data Memory	2 <sup>Note</sup>	None
<b>Miscellaneous</b>			
NOP	No operation	1	None
CLR [m]	Clear Data Memory	1 <sup>Note</sup>	None
SET [m]	Set Data Memory	1 <sup>Note</sup>	None
CLR WDT	Clear Watchdog Timer	1	TO, PDF
SWAP [m]	Swap nibbles of Data Memory	1 <sup>Note</sup>	None
SWAPA [m]	Swap nibbles of Data Memory with result in ACC	1	None
HALT	Enter power down mode	1	TO, PDF

Note: 1. For skip instructions, if the result of the comparison involves a skip then two cycles are required, if no skip takes place only one cycle is required.

2. Any instruction which changes the contents of the PCL will also require 2 cycles for execution.

### Extended Instruction Set

The extended instructions are used to support the full range address access for the data memory. When the accessed data memory is located in any data memory sector except sector 0, the extended instruction can be used to directly access the data memory instead of using the indirect addressing access. This can not only reduce the use of Flash memory space but also improve the CPU execution efficiency.

Mnemonic	Description	Cycles	Flag Affected
<b>Arithmetic</b>			
LADD A,[m]	Add Data Memory to ACC	2	Z, C, AC, OV, SC
LADDM A,[m]	Add ACC to Data Memory	2 <sup>Note</sup>	Z, C, AC, OV, SC
LADC A,[m]	Add Data Memory to ACC with Carry	2	Z, C, AC, OV, SC
LADCM A,[m]	Add ACC to Data memory with Carry	2 <sup>Note</sup>	Z, C, AC, OV, SC
LSUB A,[m]	Subtract Data Memory from ACC	2	Z, C, AC, OV, SC, CZ
LSUBM A,[m]	Subtract Data Memory from ACC with result in Data Memory	2 <sup>Note</sup>	Z, C, AC, OV, SC, CZ
LSBC A,[m]	Subtract Data Memory from ACC with Carry	2	Z, C, AC, OV, SC, CZ
LSBCM A,[m]	Subtract Data Memory from ACC with Carry, result in Data Memory	2 <sup>Note</sup>	Z, C, AC, OV, SC, CZ
LDAA [m]	Decimal adjust ACC for Addition with result in Data Memory	2 <sup>Note</sup>	C
<b>Logic Operation</b>			
LAND A,[m]	Logical AND Data Memory to ACC	2	Z
LOR A,[m]	Logical OR Data Memory to ACC	2	Z
LXOR A,[m]	Logical XOR Data Memory to ACC	2	Z
LANDM A,[m]	Logical AND ACC to Data Memory	2 <sup>Note</sup>	Z
LORM A,[m]	Logical OR ACC to Data Memory	2 <sup>Note</sup>	Z
LXORM A,[m]	Logical XOR ACC to Data Memory	2 <sup>Note</sup>	Z
LCPL [m]	Complement Data Memory	2 <sup>Note</sup>	Z
LCPLA [m]	Complement Data Memory with result in ACC	2	Z
<b>Increment &amp; Decrement</b>			
LINCA [m]	Increment Data Memory with result in ACC	2	Z
LINC [m]	Increment Data Memory	2 <sup>Note</sup>	Z
LDECA [m]	Decrement Data Memory with result in ACC	2	Z
LDEC [m]	Decrement Data Memory	2 <sup>Note</sup>	Z
<b>Rotate</b>			
LRRRA [m]	Rotate Data Memory right with result in ACC	2	None
LRR [m]	Rotate Data Memory right	2 <sup>Note</sup>	None
LRRCA [m]	Rotate Data Memory right through Carry with result in ACC	2	C
LRRC [m]	Rotate Data Memory right through Carry	2 <sup>Note</sup>	C
LRLA [m]	Rotate Data Memory left with result in ACC	2	None
LRL [m]	Rotate Data Memory left	2 <sup>Note</sup>	None
LRLCA [m]	Rotate Data Memory left through Carry with result in ACC	2	C
LRLC [m]	Rotate Data Memory left through Carry	2 <sup>Note</sup>	C
<b>Data Move</b>			
LMOV A,[m]	Move Data Memory to ACC	2	None
LMOV [m],A	Move ACC to Data Memory	2 <sup>Note</sup>	None
<b>Bit Operation</b>			
LCLR [m].i	Clear bit of Data Memory	2 <sup>Note</sup>	None
LSET [m].i	Set bit of Data Memory	2 <sup>Note</sup>	None

Mnemonic	Description	Cycles	Flag Affected
<b>Branch</b>			
LSZ [m]	Skip if Data Memory is zero	2 <sup>Note</sup>	None
LSZA [m]	Skip if Data Memory is zero with data movement to ACC	2 <sup>Note</sup>	None
LSNZ [m]	Skip if Data Memory is not zero	2 <sup>Note</sup>	None
LSZ [m].i	Skip if bit i of Data Memory is zero	2 <sup>Note</sup>	None
LSNZ [m].i	Skip if bit i of Data Memory is not zero	2 <sup>Note</sup>	None
LSIZ [m]	Skip if increment Data Memory is zero	2 <sup>Note</sup>	None
LSDZ [m]	Skip if decrement Data Memory is zero	2 <sup>Note</sup>	None
LSIZA [m]	Skip if increment Data Memory is zero with result in ACC	2 <sup>Note</sup>	None
LSDZA [m]	Skip if decrement Data Memory is zero with result in ACC	2 <sup>Note</sup>	None
<b>Table Read</b>			
LTABRD [m]	Read table (specific page) to TBLH and Data Memory	3 <sup>Note</sup>	None
LTABRDL [m]	Read table (last page) to TBLH and Data Memory	3 <sup>Note</sup>	None
LITABRD [m]	Increment table pointer TBLP first and Read table (specific page) to TBLH and Data Memory	3 <sup>Note</sup>	None
LITABRDL [m]	Increment table pointer TBLP first and Read table (last page) to TBLH and Data Memory	3 <sup>Note</sup>	None
<b>Miscellaneous</b>			
LCLR [m]	Clear Data Memory	2 <sup>Note</sup>	None
LSET [m]	Set Data Memory	2 <sup>Note</sup>	None
LSWAP [m]	Swap nibbles of Data Memory	2 <sup>Note</sup>	None
LSWAPA [m]	Swap nibbles of Data Memory with result in ACC	2	None

- Note: 1. For these extended skip instructions, if the result of the comparison involves a skip then three cycles are required, if no skip takes place two cycles is required.
2. Any extended instruction which changes the contents of the PCL register will also require three cycles for execution.

## Instruction Definition

<b>ADC A,[m]</b>	Add Data Memory to ACC with Carry
Description	The contents of the specified Data Memory, Accumulator and the carry flag are added. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC + [m] + C$
Affected flag(s)	OV, Z, AC, C, SC
<b>ADCM A,[m]</b>	Add ACC to Data Memory with Carry
Description	The contents of the specified Data Memory, Accumulator and the carry flag are added. The result is stored in the specified Data Memory.
Operation	$[m] \leftarrow ACC + [m] + C$
Affected flag(s)	OV, Z, AC, C, SC
<b>ADD A,[m]</b>	Add Data Memory to ACC
Description	The contents of the specified Data Memory and the Accumulator are added. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC + [m]$
Affected flag(s)	OV, Z, AC, C, SC
<b>ADD A,x</b>	Add immediate data to ACC
Description	The contents of the Accumulator and the specified immediate data are added. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC + x$
Affected flag(s)	OV, Z, AC, C, SC
<b>ADDM A,[m]</b>	Add ACC to Data Memory
Description	The contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory.
Operation	$[m] \leftarrow ACC + [m]$
Affected flag(s)	OV, Z, AC, C, SC
<b>AND A,[m]</b>	Logical AND Data Memory to ACC
Description	Data in the Accumulator and the specified Data Memory perform a bitwise logical AND operation. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC \text{ "AND" } [m]$
Affected flag(s)	Z
<b>AND A,x</b>	Logical AND immediate data to ACC
Description	Data in the Accumulator and the specified immediate data perform a bit wise logical AND operation. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC \text{ "AND" } x$
Affected flag(s)	Z
<b>ANDM A,[m]</b>	Logical AND ACC to Data Memory
Description	Data in the specified Data Memory and the Accumulator perform a bitwise logical AND operation. The result is stored in the Data Memory.
Operation	$[m] \leftarrow ACC \text{ "AND" } [m]$
Affected flag(s)	Z

<b>CALL addr</b>	Subroutine call
Description	Unconditionally calls a subroutine at the specified address. The Program Counter then increments by 1 to obtain the address of the next instruction which is then pushed onto the stack. The specified address is then loaded and the program continues execution from this new address. As this instruction requires an additional operation, it is a two cycle instruction.
Operation	Stack ← Program Counter + 1 Program Counter ← addr
Affected flag(s)	None
<b>CLR [m]</b>	Clear Data Memory
Description	Each bit of the specified Data Memory is cleared to 0.
Operation	[m] ← 00H
Affected flag(s)	None
<b>CLR [m].i</b>	Clear bit of Data Memory
Description	Bit i of the specified Data Memory is cleared to 0.
Operation	[m].i ← 0
Affected flag(s)	None
<b>CLR WDT</b>	Clear Watchdog Timer
Description	The TO, PDF flags and the WDT are all cleared.
Operation	WDT cleared TO ← 0 PDF ← 0
Affected flag(s)	TO, PDF
<b>CPL [m]</b>	Complement Data Memory
Description	Each bit of the specified Data Memory is logically complemented (1's complement). Bits which previously contained a 1 are changed to 0 and vice versa.
Operation	[m] ← $\overline{[m]}$
Affected flag(s)	Z
<b>CPLA [m]</b>	Complement Data Memory with result in ACC
Description	Each bit of the specified Data Memory is logically complemented (1's complement). Bits which previously contained a 1 are changed to 0 and vice versa. The complemented result is stored in the Accumulator and the contents of the Data Memory remain unchanged.
Operation	ACC ← $\overline{[m]}$
Affected flag(s)	Z
<b>DAA [m]</b>	Decimal-Adjust ACC for addition with result in Data Memory
Description	Convert the contents of the Accumulator value to a BCD (Binary Coded Decimal) value resulting from the previous addition of two BCD variables. If the low nibble is greater than 9 or if AC flag is set, then a value of 6 will be added to the low nibble. Otherwise the low nibble remains unchanged. If the high nibble is greater than 9 or if the C flag is set, then a value of 6 will be added to the high nibble. Essentially, the decimal conversion is performed by adding 00H, 06H, 60H or 66H depending on the Accumulator and flag conditions. Only the C flag may be affected by this instruction which indicates that if the original BCD sum is greater than 100, it allows multiple precision decimal addition.
Operation	[m] ← ACC + 00H or [m] ← ACC + 06H or [m] ← ACC + 60H or [m] ← ACC + 66H
Affected flag(s)	C

<b>DEC [m]</b>	Decrement Data Memory
Description	Data in the specified Data Memory is decremented by 1.
Operation	$[m] \leftarrow [m] - 1$
Affected flag(s)	Z
<b>DECA [m]</b>	Decrement Data Memory with result in ACC
Description	Data in the specified Data Memory is decremented by 1. The result is stored in the Accumulator. The contents of the Data Memory remain unchanged.
Operation	$ACC \leftarrow [m] - 1$
Affected flag(s)	Z
<b>HALT</b>	Enter power down mode
Description	This instruction stops the program execution and turns off the system clock. The contents of the Data Memory and registers are retained. The WDT and prescaler are cleared. The power down flag PDF is set and the WDT time-out flag TO is cleared.
Operation	$TO \leftarrow 0$ $PDF \leftarrow 1$
Affected flag(s)	TO, PDF
<b>INC [m]</b>	Increment Data Memory
Description	Data in the specified Data Memory is incremented by 1.
Operation	$[m] \leftarrow [m] + 1$
Affected flag(s)	Z
<b>INCA [m]</b>	Increment Data Memory with result in ACC
Description	Data in the specified Data Memory is incremented by 1. The result is stored in the Accumulator. The contents of the Data Memory remain unchanged.
Operation	$ACC \leftarrow [m] + 1$
Affected flag(s)	Z
<b>JMP addr</b>	Jump unconditionally
Description	The contents of the Program Counter are replaced with the specified address. Program execution then continues from this new address. As this requires the insertion of a dummy instruction while the new address is loaded, it is a two cycle instruction.
Operation	Program Counter $\leftarrow$ addr
Affected flag(s)	None
<b>MOV A,[m]</b>	Move Data Memory to ACC
Description	The contents of the specified Data Memory are copied to the Accumulator.
Operation	$ACC \leftarrow [m]$
Affected flag(s)	None
<b>MOV A,x</b>	Move immediate data to ACC
Description	The immediate data specified is loaded into the Accumulator.
Operation	$ACC \leftarrow x$
Affected flag(s)	None
<b>MOV [m],A</b>	Move ACC to Data Memory
Description	The contents of the Accumulator are copied to the specified Data Memory.
Operation	$[m] \leftarrow ACC$
Affected flag(s)	None

<b>NOP</b>	No operation
Description	No operation is performed. Execution continues with the next instruction.
Operation	No operation
Affected flag(s)	None
<b>OR A,[m]</b>	Logical OR Data Memory to ACC
Description	Data in the Accumulator and the specified Data Memory perform a bitwise logical OR operation. The result is stored in the Accumulator.
Operation	ACC ← ACC "OR" [m]
Affected flag(s)	Z
<b>OR A,x</b>	Logical OR immediate data to ACC
Description	Data in the Accumulator and the specified immediate data perform a bitwise logical OR operation. The result is stored in the Accumulator.
Operation	ACC ← ACC "OR" x
Affected flag(s)	Z
<b>ORM A,[m]</b>	Logical OR ACC to Data Memory
Description	Data in the specified Data Memory and the Accumulator perform a bitwise logical OR operation. The result is stored in the Data Memory.
Operation	[m] ← ACC "OR" [m]
Affected flag(s)	Z
<b>RET</b>	Return from subroutine
Description	The Program Counter is restored from the stack. Program execution continues at the restored address.
Operation	Program Counter ← Stack
Affected flag(s)	None
<b>RET A,x</b>	Return from subroutine and load immediate data to ACC
Description	The Program Counter is restored from the stack and the Accumulator loaded with the specified immediate data. Program execution continues at the restored address.
Operation	Program Counter ← Stack ACC ← x
Affected flag(s)	None
<b>RETI</b>	Return from interrupt
Description	The Program Counter is restored from the stack and the interrupts are re-enabled by setting the EMI bit. EMI is the master interrupt global enable bit. If an interrupt was pending when the RETI instruction is executed, the pending Interrupt routine will be processed before returning to the main program.
Operation	Program Counter ← Stack EMI ← 1
Affected flag(s)	None
<b>RL [m]</b>	Rotate Data Memory left
Description	The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0.
Operation	[m].(i+1) ← [m].i; (i=0~6) [m].0 ← [m].7
Affected flag(s)	None

<b>RLA [m]</b>	Rotate Data Memory left with result in ACC
Description	The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0. The rotated result is stored in the Accumulator and the contents of the Data Memory remain unchanged.
Operation	ACC.(i+1) ← [m].i; (i=0~6) ACC.0 ← [m].7
Affected flag(s)	None
<b>RLC [m]</b>	Rotate Data Memory left through Carry
Description	The contents of the specified Data Memory and the carry flag are rotated left by 1 bit. Bit 7 replaces the Carry bit and the original carry flag is rotated into bit 0.
Operation	[m].(i+1) ← [m].i; (i=0~6) [m].0 ← C C ← [m].7
Affected flag(s)	C
<b>RLCA [m]</b>	Rotate Data Memory left through Carry with result in ACC
Description	Data in the specified Data Memory and the carry flag are rotated left by 1 bit. Bit 7 replaces the Carry bit and the original carry flag is rotated into the bit 0. The rotated result is stored in the Accumulator and the contents of the Data Memory remain unchanged.
Operation	ACC.(i+1) ← [m].i; (i=0~6) ACC.0 ← C C ← [m].7
Affected flag(s)	C
<b>RR [m]</b>	Rotate Data Memory right
Description	The contents of the specified Data Memory are rotated right by 1 bit with bit 0 rotated into bit 7.
Operation	[m].i ← [m].(i+1); (i=0~6) [m].7 ← [m].0
Affected flag(s)	None
<b>RRA [m]</b>	Rotate Data Memory right with result in ACC
Description	Data in the specified Data Memory is rotated right by 1 bit with bit 0 rotated into bit 7. The rotated result is stored in the Accumulator and the contents of the Data Memory remain unchanged.
Operation	ACC.i ← [m].(i+1); (i=0~6) ACC.7 ← [m].0
Affected flag(s)	None
<b>RRC [m]</b>	Rotate Data Memory right through Carry
Description	The contents of the specified Data Memory and the carry flag are rotated right by 1 bit. Bit 0 replaces the Carry bit and the original carry flag is rotated into bit 7.
Operation	[m].i ← [m].(i+1); (i=0~6) [m].7 ← C C ← [m].0
Affected flag(s)	C

<b>RRCA [m]</b>	Rotate Data Memory right through Carry with result in ACC
Description	Data in the specified Data Memory and the carry flag are rotated right by 1 bit. Bit 0 replaces the Carry bit and the original carry flag is rotated into bit 7. The rotated result is stored in the Accumulator and the contents of the Data Memory remain unchanged.
Operation	ACC.i ← [m].(i+1); (i=0~6) ACC.7 ← C C ← [m].0
Affected flag(s)	C
<b>SBC A,[m]</b>	Subtract Data Memory from ACC with Carry
Description	The contents of the specified Data Memory and the complement of the carry flag are subtracted from the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
Operation	ACC ← ACC – [m] – $\bar{C}$
Affected flag(s)	OV, Z, AC, C, SC, CZ
<b>SBC A, x</b>	Subtract immediate data from ACC with Carry
Description	The immediate data and the complement of the carry flag are subtracted from the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
Operation	ACC ← ACC – [m] – $\bar{C}$
Affected flag(s)	OV, Z, AC, C, SC, CZ
<b>SBCM A,[m]</b>	Subtract Data Memory from ACC with Carry and result in Data Memory
Description	The contents of the specified Data Memory and the complement of the carry flag are subtracted from the Accumulator. The result is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
Operation	[m] ← ACC – [m] – $\bar{C}$
Affected flag(s)	OV, Z, AC, C, SC, CZ
<b>SDZ [m]</b>	Skip if decrement Data Memory is 0
Description	The contents of the specified Data Memory are first decremented by 1. If the result is 0 the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds with the following instruction.
Operation	[m] ← [m] – 1 Skip if [m]=0
Affected flag(s)	None
<b>SDZA [m]</b>	Skip if decrement Data Memory is zero with result in ACC
Description	The contents of the specified Data Memory are first decremented by 1. If the result is 0, the following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0, the program proceeds with the following instruction.
Operation	ACC ← [m] – 1 Skip if ACC=0
Affected flag(s)	None

<b>SET [m]</b>	Set Data Memory
Description	Each bit of the specified Data Memory is set to 1.
Operation	$[m] \leftarrow FFH$
Affected flag(s)	None
<b>SET [m].i</b>	Set bit of Data Memory
Description	Bit i of the specified Data Memory is set to 1.
Operation	$[m].i \leftarrow 1$
Affected flag(s)	None
<b>SIZ [m]</b>	Skip if increment Data Memory is 0
Description	The contents of the specified Data Memory are first incremented by 1. If the result is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds with the following instruction.
Operation	$[m] \leftarrow [m] + 1$ Skip if $[m]=0$
Affected flag(s)	None
<b>SIZA [m]</b>	Skip if increment Data Memory is zero with result in ACC
Description	The contents of the specified Data Memory are first incremented by 1. If the result is 0, the following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds with the following instruction.
Operation	$ACC \leftarrow [m] + 1$ Skip if $ACC=0$
Affected flag(s)	None
<b>SNZ [m].i</b>	Skip if bit i of Data Memory is not 0
Description	If bit i of the specified Data Memory is not 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is 0 the program proceeds with the following instruction.
Operation	Skip if $[m].i \neq 0$
Affected flag(s)	None
<b>SNZ [m]</b>	Skip if Data Memory is not 0
Description	The contents of the specified Data Memory are read out and then written back to the specified Data Memory again. If the specified Data Memory is not 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is 0 the program proceeds with the following instruction.
Operation	Skip if $[m] \neq 0$
Affected flag(s)	None
<b>SUB A,[m]</b>	Subtract Data Memory from ACC
Description	The specified Data Memory is subtracted from the contents of the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
Operation	$ACC \leftarrow ACC - [m]$
Affected flag(s)	OV, Z, AC, C, SC, CZ

<b>SUBM A,[m]</b>	Subtract Data Memory from ACC with result in Data Memory
Description	The specified Data Memory is subtracted from the contents of the Accumulator. The result is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
Operation	$[m] \leftarrow ACC - [m]$
Affected flag(s)	OV, Z, AC, C, SC, CZ
<b>SUB A,x</b>	Subtract immediate data from ACC
Description	The immediate data specified by the code is subtracted from the contents of the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
Operation	$ACC \leftarrow ACC - x$
Affected flag(s)	OV, Z, AC, C, SC, CZ
<b>SWAP [m]</b>	Swap nibbles of Data Memory
Description	The low-order and high-order nibbles of the specified Data Memory are interchanged.
Operation	$[m].3 \sim [m].0 \leftrightarrow [m].7 \sim [m].4$
Affected flag(s)	None
<b>SWAPA [m]</b>	Swap nibbles of Data Memory with result in ACC
Description	The low-order and high-order nibbles of the specified Data Memory are interchanged. The result is stored in the Accumulator. The contents of the Data Memory remain unchanged.
Operation	$ACC.3 \sim ACC.0 \leftarrow [m].7 \sim [m].4$ $ACC.7 \sim ACC.4 \leftarrow [m].3 \sim [m].0$
Affected flag(s)	None
<b>SZ [m]</b>	Skip if Data Memory is 0
Description	The contents of the specified Data Memory are read out and then written back to the specified Data Memory again. If the contents of the specified Data Memory is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds with the following instruction.
Operation	Skip if $[m]=0$
Affected flag(s)	None
<b>SZA [m]</b>	Skip if Data Memory is 0 with data movement to ACC
Description	The contents of the specified Data Memory are copied to the Accumulator. If the value is zero, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds with the following instruction.
Operation	$ACC \leftarrow [m]$ Skip if $[m]=0$
Affected flag(s)	None
<b>SZ [m].i</b>	Skip if bit i of Data Memory is 0
Description	If bit i of the specified Data Memory is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0, the program proceeds with the following instruction.
Operation	Skip if $[m].i=0$
Affected flag(s)	None

<b>TABRD [m]</b>	Read table (specific page) to TBLH and Data Memory
Description	The low byte of the program code (specific page) addressed by the table pointer (TBLP and TBHP) is moved to the specified Data Memory and the high byte moved to TBLH.
Operation	[m] ← program code (low byte) TBLH ← program code (high byte)
Affected flag(s)	None
<b>TABRDL [m]</b>	Read table (last page) to TBLH and Data Memory
Description	The low byte of the program code (last page) addressed by the table pointer (TBLP) is moved to the specified Data Memory and the high byte moved to TBLH.
Operation	[m] ← program code (low byte) TBLH ← program code (high byte)
Affected flag(s)	None
<b>ITABRD [m]</b>	Increment table pointer low byte first and read table (specific page) to TBLH and Data Memory
Description	Increment table pointer low byte, TBLP, first and then the program code (specific page) addressed by the table pointer (TBHP and TBLP) is moved to the specified Data Memory and the high byte moved to TBLH.
Operation	[m] ← program code (low byte) TBLH ← program code (high byte)
Affected flag(s)	None
<b>ITABRDL [m]</b>	Increment table pointer low byte first and read table (last page) to TBLH and Data Memory
Description	Increment table pointer low byte, TBLP, first and then the low byte of the program code (last page) addressed by the table pointer (TBLP) is moved to the specified Data Memory and the high byte moved to TBLH.
Operation	[m] ← program code (low byte) TBLH ← program code (high byte)
Affected flag(s)	None
<b>XOR A,[m]</b>	Logical XOR Data Memory to ACC
Description	Data in the Accumulator and the specified Data Memory perform a bitwise logical XOR operation. The result is stored in the Accumulator.
Operation	ACC ← ACC "XOR" [m]
Affected flag(s)	Z
<b>XORM A,[m]</b>	Logical XOR ACC to Data Memory
Description	Data in the specified Data Memory and the Accumulator perform a bitwise logical XOR operation. The result is stored in the Data Memory.
Operation	[m] ← ACC "XOR" [m]
Affected flag(s)	Z
<b>XOR A,x</b>	Logical XOR immediate data to ACC
Description	Data in the Accumulator and the specified immediate data perform a bitwise logical XOR operation. The result is stored in the Accumulator.
Operation	ACC ← ACC "XOR" x
Affected flag(s)	Z

### Extended Instruction Definition

The extended instructions are used to directly access the data stored in any data memory sections.

<b>LADC A,[m]</b>	Add Data Memory to ACC with Carry
Description	The contents of the specified Data Memory, Accumulator and the carry flag are added. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC + [m] + C$
Affected flag(s)	OV, Z, AC, C, SC
<b>LADCM A,[m]</b>	Add ACC to Data Memory with Carry
Description	The contents of the specified Data Memory, Accumulator and the carry flag are added. The result is stored in the specified Data Memory.
Operation	$[m] \leftarrow ACC + [m] + C$
Affected flag(s)	OV, Z, AC, C, SC
<b>LADD A,[m]</b>	Add Data Memory to ACC
Description	The contents of the specified Data Memory and the Accumulator are added. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC + [m]$
Affected flag(s)	OV, Z, AC, C, SC
<b>LADDM A,[m]</b>	Add ACC to Data Memory
Description	The contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory.
Operation	$[m] \leftarrow ACC + [m]$
Affected flag(s)	OV, Z, AC, C, SC
<b>LAND A,[m]</b>	Logical AND Data Memory to ACC
Description	Data in the Accumulator and the specified Data Memory perform a bitwise logical AND operation. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC \text{ "AND" } [m]$
Affected flag(s)	Z
<b>LANDM A,[m]</b>	Logical AND ACC to Data Memory
Description	Data in the specified Data Memory and the Accumulator perform a bitwise logical AND operation. The result is stored in the Data Memory.
Operation	$[m] \leftarrow ACC \text{ "AND" } [m]$
Affected flag(s)	Z
<b>LCLR [m]</b>	Clear Data Memory
Description	Each bit of the specified Data Memory is cleared to 0.
Operation	$[m] \leftarrow 00H$
Affected flag(s)	None
<b>LCLR [m].i</b>	Clear bit of Data Memory
Description	Bit i of the specified Data Memory is cleared to 0.
Operation	$[m].i \leftarrow 0$
Affected flag(s)	None

<b>LCPL [m]</b>	Complement Data Memory
Description	Each bit of the specified Data Memory is logically complemented (1's complement). Bits which previously contained a 1 are changed to 0 and vice versa.
Operation	$[m] \leftarrow \overline{[m]}$
Affected flag(s)	Z
<b>LCPLA [m]</b>	Complement Data Memory with result in ACC
Description	Each bit of the specified Data Memory is logically complemented (1's complement). Bits which previously contained a 1 are changed to 0 and vice versa. The complemented result is stored in the Accumulator and the contents of the Data Memory remain unchanged.
Operation	$ACC \leftarrow \overline{[m]}$
Affected flag(s)	Z
<b>LDAA [m]</b>	Decimal-Adjust ACC for addition with result in Data Memory
Description	Convert the contents of the Accumulator value to a BCD (Binary Coded Decimal) value resulting from the previous addition of two BCD variables. If the low nibble is greater than 9 or if AC flag is set, then a value of 6 will be added to the low nibble. Otherwise the low nibble remains unchanged. If the high nibble is greater than 9 or if the C flag is set, then a value of 6 will be added to the high nibble. Essentially, the decimal conversion is performed by adding 00H, 06H, 60H or 66H depending on the Accumulator and flag conditions. Only the C flag may be affected by this instruction which indicates that if the original BCD sum is greater than 100, it allows multiple precision decimal addition.
Operation	$[m] \leftarrow ACC + 00H$ or $[m] \leftarrow ACC + 06H$ or $[m] \leftarrow ACC + 60H$ or $[m] \leftarrow ACC + 66H$
Affected flag(s)	C
<b>LDEC [m]</b>	Decrement Data Memory
Description	Data in the specified Data Memory is decremented by 1.
Operation	$[m] \leftarrow [m] - 1$
Affected flag(s)	Z
<b>LDECA [m]</b>	Decrement Data Memory with result in ACC
Description	Data in the specified Data Memory is decremented by 1. The result is stored in the Accumulator. The contents of the Data Memory remain unchanged.
Operation	$ACC \leftarrow [m] - 1$
Affected flag(s)	Z
<b>LINC [m]</b>	Increment Data Memory
Description	Data in the specified Data Memory is incremented by 1.
Operation	$[m] \leftarrow [m] + 1$
Affected flag(s)	Z
<b>LINCA [m]</b>	Increment Data Memory with result in ACC
Description	Data in the specified Data Memory is incremented by 1. The result is stored in the Accumulator. The contents of the Data Memory remain unchanged.
Operation	$ACC \leftarrow [m] + 1$
Affected flag(s)	Z

<b>LMOV A,[m]</b>	Move Data Memory to ACC
Description	The contents of the specified Data Memory are copied to the Accumulator.
Operation	$ACC \leftarrow [m]$
Affected flag(s)	None
<b>LMOV [m],A</b>	Move ACC to Data Memory
Description	The contents of the Accumulator are copied to the specified Data Memory.
Operation	$[m] \leftarrow ACC$
Affected flag(s)	None
<b>LOR A,[m]</b>	Logical OR Data Memory to ACC
Description	Data in the Accumulator and the specified Data Memory perform a bitwise logical OR operation. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC \text{ "OR" } [m]$
Affected flag(s)	Z
<b>LORM A,[m]</b>	Logical OR ACC to Data Memory
Description	Data in the specified Data Memory and the Accumulator perform a bitwise logical OR operation. The result is stored in the Data Memory.
Operation	$[m] \leftarrow ACC \text{ "OR" } [m]$
Affected flag(s)	Z
<b>LRL [m]</b>	Rotate Data Memory left
Description	The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0.
Operation	$[m].(i+1) \leftarrow [m].i; (i=0\sim 6)$ $[m].0 \leftarrow [m].7$
Affected flag(s)	None
<b>LRLA [m]</b>	Rotate Data Memory left with result in ACC
Description	The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0. The rotated result is stored in the Accumulator and the contents of the Data Memory remain unchanged.
Operation	$ACC.(i+1) \leftarrow [m].i; (i=0\sim 6)$ $ACC.0 \leftarrow [m].7$
Affected flag(s)	None
<b>LRLC [m]</b>	Rotate Data Memory left through Carry
Description	The contents of the specified Data Memory and the carry flag are rotated left by 1 bit. Bit 7 replaces the Carry bit and the original carry flag is rotated into bit 0.
Operation	$[m].(i+1) \leftarrow [m].i; (i=0\sim 6)$ $[m].0 \leftarrow C$ $C \leftarrow [m].7$
Affected flag(s)	C
<b>LRLCA [m]</b>	Rotate Data Memory left through Carry with result in ACC
Description	Data in the specified Data Memory and the carry flag are rotated left by 1 bit. Bit 7 replaces the Carry bit and the original carry flag is rotated into the bit 0. The rotated result is stored in the Accumulator and the contents of the Data Memory remain unchanged.
Operation	$ACC.(i+1) \leftarrow [m].i; (i=0\sim 6)$ $ACC.0 \leftarrow C$ $C \leftarrow [m].7$
Affected flag(s)	C

<b>LRR [m]</b>	Rotate Data Memory right
Description	The contents of the specified Data Memory are rotated right by 1 bit with bit 0 rotated into bit 7.
Operation	$[m].i \leftarrow [m].(i+1); (i=0\sim 6)$ $[m].7 \leftarrow [m].0$
Affected flag(s)	None
<b>LRRRA [m]</b>	Rotate Data Memory right with result in ACC
Description	Data in the specified Data Memory is rotated right by 1 bit with bit 0 rotated into bit 7. The rotated result is stored in the Accumulator and the contents of the Data Memory remain unchanged.
Operation	$ACC.i \leftarrow [m].(i+1); (i=0\sim 6)$ $ACC.7 \leftarrow [m].0$
Affected flag(s)	None
<b>LRRRC [m]</b>	Rotate Data Memory right through Carry
Description	The contents of the specified Data Memory and the carry flag are rotated right by 1 bit. Bit 0 replaces the Carry bit and the original carry flag is rotated into bit 7.
Operation	$[m].i \leftarrow [m].(i+1); (i=0\sim 6)$ $[m].7 \leftarrow C$ $C \leftarrow [m].0$
Affected flag(s)	C
<b>LRRCA [m]</b>	Rotate Data Memory right through Carry with result in ACC
Description	Data in the specified Data Memory and the carry flag are rotated right by 1 bit. Bit 0 replaces the Carry bit and the original carry flag is rotated into bit 7. The rotated result is stored in the Accumulator and the contents of the Data Memory remain unchanged.
Operation	$ACC.i \leftarrow [m].(i+1); (i=0\sim 6)$ $ACC.7 \leftarrow C$ $C \leftarrow [m].0$
Affected flag(s)	C
<b>LSBC A,[m]</b>	Subtract Data Memory from ACC with Carry
Description	The contents of the specified Data Memory and the complement of the carry flag are subtracted from the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
Operation	$ACC \leftarrow ACC - [m] - \bar{C}$
Affected flag(s)	OV, Z, AC, C, SC, CZ
<b>LSBCM A,[m]</b>	Subtract Data Memory from ACC with Carry and result in Data Memory
Description	The contents of the specified Data Memory and the complement of the carry flag are subtracted from the Accumulator. The result is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
Operation	$[m] \leftarrow ACC - [m] - \bar{C}$
Affected flag(s)	OV, Z, AC, C, SC, CZ

<b>LSDZ [m]</b>	Skip if decrement Data Memory is 0
Description	The contents of the specified Data Memory are first decremented by 1. If the result is 0 the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0 the program proceeds with the following instruction.
Operation	$[m] \leftarrow [m] - 1$ Skip if $[m]=0$
Affected flag(s)	None
<b>LSDZA [m]</b>	Skip if decrement Data Memory is zero with result in ACC
Description	The contents of the specified Data Memory are first decremented by 1. If the result is 0, the following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0, the program proceeds with the following instruction.
Operation	$ACC \leftarrow [m] - 1$ Skip if $ACC=0$
Affected flag(s)	None
<b>LSET [m]</b>	Set Data Memory
Description	Each bit of the specified Data Memory is set to 1.
Operation	$[m] \leftarrow FFH$
Affected flag(s)	None
<b>LSET [m].i</b>	Set bit of Data Memory
Description	Bit i of the specified Data Memory is set to 1.
Operation	$[m].i \leftarrow 1$
Affected flag(s)	None
<b>LSIZ [m]</b>	Skip if increment Data Memory is 0
Description	The contents of the specified Data Memory are first incremented by 1. If the result is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0 the program proceeds with the following instruction.
Operation	$[m] \leftarrow [m] + 1$ Skip if $[m]=0$
Affected flag(s)	None
<b>LSIZA [m]</b>	Skip if increment Data Memory is zero with result in ACC
Description	The contents of the specified Data Memory are first incremented by 1. If the result is 0, the following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0 the program proceeds with the following instruction.
Operation	$ACC \leftarrow [m] + 1$ Skip if $ACC=0$
Affected flag(s)	None
<b>LSNZ [m].i</b>	Skip if bit i of Data Memory is not 0
Description	If bit i of the specified Data Memory is not 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is 0 the program proceeds with the following instruction.
Operation	Skip if $[m].i \neq 0$
Affected flag(s)	None

<b>LSNZ [m]</b>	Skip if Data Memory is not 0
Description	The contents of the specified Data Memory are read out and then written to the specified Data Memory again. If the content of the specified Data Memory is not 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is 0 the program proceeds with the following instruction.
Operation	Skip if [m] ≠ 0
Affected flag(s)	None
<b>LSUB A,[m]</b>	Subtract Data Memory from ACC
Description	The specified Data Memory is subtracted from the contents of the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
Operation	ACC ← ACC – [m]
Affected flag(s)	OV, Z, AC, C, SC, CZ
<b>LSUBM A,[m]</b>	Subtract Data Memory from ACC with result in Data Memory
Description	The specified Data Memory is subtracted from the contents of the Accumulator. The result is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
Operation	[m] ← ACC – [m]
Affected flag(s)	OV, Z, AC, C, SC, CZ
<b>LSWAP [m]</b>	Swap nibbles of Data Memory
Description	The low-order and high-order nibbles of the specified Data Memory are interchanged.
Operation	[m].3~[m].0 ↔ [m].7~[m].4
Affected flag(s)	None
<b>LSWAPA [m]</b>	Swap nibbles of Data Memory with result in ACC
Description	The low-order and high-order nibbles of the specified Data Memory are interchanged. The result is stored in the Accumulator. The contents of the Data Memory remain unchanged.
Operation	ACC.3~ACC.0 ← [m].7~[m].4 ACC.7~ACC.4 ← [m].3~[m].0
Affected flag(s)	None
<b>LSZ [m]</b>	Skip if Data Memory is 0
Description	The contents of the specified Data Memory are read out and then written to the specified Data Memory again. If the contents of the specified Data Memory is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0 the program proceeds with the following instruction.
Operation	Skip if [m]=0
Affected flag(s)	None
<b>LSZA [m]</b>	Skip if Data Memory is 0 with data movement to ACC
Description	The contents of the specified Data Memory are copied to the Accumulator. If the value is zero, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0 the program proceeds with the following instruction.
Operation	ACC ← [m] Skip if [m]=0
Affected flag(s)	None

<b>LSZ [m].i</b>	Skip if bit i of Data Memory is 0
Description	If bit i of the specified Data Memory is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0, the program proceeds with the following instruction.
Operation	Skip if [m].i=0
Affected flag(s)	None
<b>LTABRD [m]</b>	Read table (specific page) to TBLH and Data Memory
Description	The low byte of the program code (specific page) addressed by the table pointer (TBHP and TBLP) is moved to the specified Data Memory and the high byte moved to TBLH.
Operation	[m] ← program code (low byte) TBLH ← program code (high byte)
Affected flag(s)	None
<b>LTABRDL [m]</b>	Read table (last page) to TBLH and Data Memory
Description	The low byte of the program code (last page) addressed by the table pointer (TBLP) is moved to the specified Data Memory and the high byte moved to TBLH.
Operation	[m] ← program code (low byte) TBLH ← program code (high byte)
Affected flag(s)	None
<b>LITABRD [m]</b>	Increment table pointer low byte first and read table (specific page) to TBLH and Data Memory
Description	Increment table pointer low byte, TBLP, first and then the program code (specific page) addressed by the table pointer (TBHP and TBLP) is moved to the specified Data Memory and the high byte moved to TBLH.
Operation	[m] ← program code (low byte) TBLH ← program code (high byte)
Affected flag(s)	None
<b>LITABRDL [m]</b>	Increment table pointer low byte first and read table (last page) to TBLH and Data Memory
Description	Increment table pointer low byte, TBLP, first and then the low byte of the program code (last page) addressed by the table pointer (TBLP) is moved to the specified Data Memory and the high byte moved to TBLH.
Operation	[m] ← program code (low byte) TBLH ← program code (high byte)
Affected flag(s)	None
<b>LXOR A,[m]</b>	Logical XOR Data Memory to ACC
Description	Data in the Accumulator and the specified Data Memory perform a bitwise logical XOR operation. The result is stored in the Accumulator.
Operation	ACC ← ACC "XOR" [m]
Affected flag(s)	Z
<b>LXORM A,[m]</b>	Logical XOR ACC to Data Memory
Description	Data in the specified Data Memory and the Accumulator perform a bitwise logical XOR operation. The result is stored in the Data Memory.
Operation	[m] ← ACC "XOR" [m]
Affected flag(s)	Z


## Package Information

Note that the package information provided here is for consultation purposes only. As this information may be updated at regular intervals users are reminded to consult the [Holtek website](#) for the latest version of the [Package/Carton Information](#).

Additional supplementary information with regard to packaging is listed below. Click on the relevant section to be transferred to the relevant website page.

- Package Information (include Outline Dimensions, Product Tape and Reel Specifications)
- The Operation Instruction of Packing Materials
- Carton information


**20-pin NSOP (150mil) Outline Dimensions**



Symbol	Dimensions in inch		
	Min.	Nom.	Max.
A	0.228	0.236	0.244
B	0.146	0.154	0.161
C	0.009	—	0.012
C'	0.382	0.390	0.398
D	—	—	0.069
E	—	0.032 BSC	—
F	0.002	—	0.009
G	0.020	—	0.031
H	0.008	—	0.010
α	0°	—	8°

Symbol	Dimensions in mm		
	Min.	Nom.	Max.
A	5.80	6.00	6.20
B	3.70	3.90	4.10
C	0.23	—	0.30
C'	9.70	9.90	10.10
D	—	—	1.75
E	—	0.80 BSC	—
F	0.05	—	0.23
G	0.50	—	0.80
H	0.21	—	0.25
α	0°	—	8°

24-pin SOP (300mil) Outline Dimensions



Symbol	Dimensions in inch		
	Min.	Nom.	Max.
A	—	0.406 BSC	—
B	—	0.295 BSC	—
C	0.012	—	0.020
C'	—	0.606 BSC	—
D	—	—	0.104
E	—	0.050 BSC	—
F	0.004	—	0.012
G	0.016	—	0.050
H	0.008	—	0.013
$\alpha$	0°	—	8°

Symbol	Dimensions in mm		
	Min.	Nom.	Max.
A	—	10.30 BSC	—
B	—	7.50 BSC	—
C	0.31	—	0.51
C'	—	15.40 BSC	—
D	—	—	2.65
E	—	1.27 BSC	—
F	0.10	—	0.30
G	0.40	—	1.27
H	0.20	—	0.33
$\alpha$	0°	—	8°

Copyright© 2022 by HOLTEK SEMICONDUCTOR INC.

The information provided in this document has been produced with reasonable care and attention before publication, however, Holtek does not guarantee that the information is completely accurate and that the applications provided in this document are for reference only. Holtek does not guarantee that these explanations are appropriate, nor does it recommend the use of Holtek's products where there is a risk of personal hazard due to malfunction or other reasons. Holtek hereby declares that it does not authorize the use of these products in life-saving, life-sustaining or critical equipment. Holtek accepts no liability for any damages encountered by customers or third parties due to information errors or omissions contained in this document or damages encountered by the use of the product or the datasheet. Holtek reserves the right to revise the products or specifications described in the document without prior notice. For the latest information, please contact us.