

HT45F0V/HT45F0VP

# TinyPower<sup>™</sup> A/D Flash Type 8-Bit MCU with EEPROM

## **Technical Document**

- <u>Tools Information</u>
- FAQs
- Application Note
  - HA0075E MCU Reset and Oscillator Circuits Application Note

# Features

- Operating voltage: f<sub>SYS</sub>=4MHz: 2.2V~5.5V f<sub>SYS</sub>=8MHz: 3.3V~5.5V
- 16 bidirectional I/O lines
- External interrupt input shared with an I/O line
- Two 8-bit programmable Timer/Event Counters with overflow interrupt
- Flash Program Memory: 2048×14
- EEPROM Data Memory: 64×8
- RAM Data Memory: 88×8
- On-chip crystal and RC oscillator
- Watchdog Timer function
- PFD for audio frequency generation
- Comparator function
- Power down and wake-up functions to reduce power consumption
- Up to 0.5  $\mu s$  instruction cycle with 8MHz system clock at V\_DD=5V
- 6-level subroutine nesting

# **General Description**

The HT45F0V and HT45F0VP are TinyPower<sup>™</sup> A/D Flash Type MCU with EEPROM and are 8-bit high performance RISC architecture microcontrollers, designed especially for applications that interface directly to analog signals, such as those from sensors. The device includes an integrated multi-channel Analog to Digital Converter in addition to a single Pulse Width Modulation output.


The usual Holtek MCU features such as power down and wake-up functions, oscillator options, programmable frequency divider, etc. combine to ensure user applications require a minimum of external components.

- 4-channel 9-bit resolution A/D converter
- Two channel 8-bit PWM output shared with I/O lines
- Bit manipulation instruction
- Table read instructions
- 63 powerful instructions
- All instructions executed in one or two machine cycles
- 3.3V HT7133-1 LDO in HT45F0VP
- Flash program memory can be re-programmed up to 100,000 times
- EEPROM data memory can be re-programmed up to 1,000,000 times
- Flash program memory data retention > 10 years
- EEPROM data memory data retention > 10 years
- ISP (In-System Programming) interface
- Low voltage reset function
- 16-pin DIP/NSOP and
- 20-pin DIP/SOP/SSOP(150/209mil) package types


The benefits of integrated A/D and PWM functions, exceptionally low power consumption, high performance, I/O flexibility and low-cost, provides the device with the versatility to suit a wide range of application possibilities such as smoke detectors, sensor signal processing, motor driving, industrial control, consumer products, subsystem controllers, etc.



# **Block Diagram**



# **Pin Assignment**





# **Pin Description**

Pin Name	I/O	Configuration Option	Description
PA0/CVINP PA1/CVINN PA2/COUT PA3/PFD PA4/TMR0 PA5/INT PA6/TMR1 PA7/PWM1	I/O	Pull-high Wake-up PFD PWM1	Bidirectional 8-bit input/output port. Each individual pin on this port can be con- figured as a wake-up input by a configuration option. Software instructions de- termine if the pin is a CMOS output or Schmitt Trigger input. Configuration options determine which pins on the port have pull-high resistors. PA0, PA1 and PA2 are pin shared with the CVINP, CVINN and COUT comparator pins. The comparator function is selected via software instructions. If the comparator function is used, the internal registers related to PA0 and PA1 cannot be used and any pull-high resistors will be disabled automatically. Pins PFD and PWM1 are pin-shared with PFD and PWM1, the function of which is chosen via config- uration options. PA4, PA5 and PA7 are pin-shared with TMR0, INT and TMR1 respectively.
PB0/AN0 PB1/AN1 PB2/AN2 PB3/AN3 PB4~PB5	I/O	Pull-high	Bidirectional 6-bit input/output port. Software instructions determine if the pin is a CMOS output or Schmitt Trigger input. Configuration options determine which pins on the port have pull-high resistors. PB0~PB3 are pin-shared with the A/D input pins. The A/D inputs are selected via software instructions. Once selected as an A/D input, the I/O function and pull-high resistor options are dis- abled automatically.
PD0/PWM0	I/O	Pull-high PWM0	Bidirectional 1-bit input/output port. Software instructions determine if the pin is a CMOS output or Schmitt Trigger input. A configuration option determines if this pin has a pull-high resistor. The pin is shared with PWM0, the function of which is chosen via a configuration option.
OSC1 PG2/OSC2	і 0	Crystal or RC OSC2 Pull-high	OSC1, OSC2 are connected to an external RC network or external crystal, de- termined by configuration option, for the internal system clock. If the RC system clock option is selected, and the OSC2 configuration option selected, then this pin can be used to measure the system clock at 1/4 frequency. If the OSC2 configuration is not selected then this pin can be used as a PG2 i/O pin with a pull-high configuration option. The pull-high resistor configuration option is only valid if PG2 is selected.
RES	I	Pull-High	Reset pin is active low. A configuration option determines if the pin has a pull-high resistor.
VIN	_	—	LDO input voltage (up to 24V)
VDD	—		Positive power supply
VSS	—		Negative power supply, ground

Note: 1. Each pin on PA can be programmed through a configuration option to have a wake-up function.

2. Individual pins can be selected to have a pull-high resistor.

3. The above table represents the full set of pins on the device chip, however not all pins are bonded out on some package types.

4. Unbonded pins should be setup as outputs or as inputs with pull-high resistors to conserve power.

# **Absolute Maximum Ratings**

Supply Voltage	V <sub>SS</sub> –0.3V to V <sub>SS</sub> +6.0V	Storage Temperature	–50°C to 125°C
Input Voltage	V <sub>SS</sub> =0.3V to V <sub>DD</sub> +0.3V	Operating Temperature	–40°C to 85°C
I <sub>OL</sub> Total	150mA	I <sub>OH</sub> Total	–100mA
Total Power Dissipation	500mW		

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.



# **D.C. Characteristics**

Symbol	Paramotor		Test Conditions	Min.	Typ	Max.	Unit	
Symbol	Parameter	$V_{DD}$	Conditions	wiin.	Тур.	wax.	Unit	
. ,			f <sub>SYS</sub> =4MHz	2.2		5.5	V	
V <sub>DD</sub>	Operating Voltage	-	f <sub>SYS</sub> =8MHz	3.3		5.5	V	
			No load, f <sub>SYS</sub> =455kHz, Comparator disable, LVR disable, ADC disable		80	120	μA	
			No load, f <sub>SYS</sub> =455kHz, Comparator enable, LVR enable, ADC disable	—	150	230	μA	
			No load, f <sub>SYS</sub> =1MHz, Comparator disable, LVR disable, ADC disable	_	150	230	μΑ	
I	Operating Current	3.3V	No load, f <sub>SYS</sub> =1MHz, Comparator enable, LVR enable, ADC disable		220	330	μΑ	
I <sub>DD1</sub>	(Crystal OSC, RC OSC)	3.3V	No load, f <sub>SYS</sub> =2MHz, Comparator disable, LVR disable, ADC disable	_	200	300	μA	
			No load, f <sub>SYS</sub> =2MHz, Comparator enable, LVR enable, ADC disable		_	280	400	μA
			No load, f <sub>SYS</sub> =4MHz, Comparator disable, LVR disable, ADC disable		380	570	μΑ	
			No load, f <sub>SYS</sub> =4MHz, Comparator enable, LVR enable, ADC disable	_	460	690	μΑ	
	Operating Current	3V	No load, f <sub>SYS</sub> =4MHz,	_	0.35	0.53	mA	
I <sub>DD2</sub>	(Crystal OSC, RC OSC)	5V	Comparator disable, LVR disable, ADC disable		0.6	0.9	mA	
	Operating Current	3V	No load, f <sub>SYS</sub> =4MHz,		0.4	0.6	mA	
I <sub>DD3</sub>	(Crystal OSC, RC OSC)	5V	Comparator enable, LVR enable, ADC disable		0.7	1.1	mA	
I <sub>DD4</sub>	Operating Current (Crystal OSC, RC OSC)	5V	No load, f <sub>SYS</sub> =8MHz, Comparator disable, LVR disable, ADC disable		1.3	2.0	mA	
I <sub>DD5</sub>	Operating Current (Crystal OSC, RC OSC)	5V	No load, f <sub>SYS</sub> =8MHz, Comparator enable, LVR enable, ADC disable	_	1.4	2.1	mA	
	Standby Current	3V	N. I. I. I	_		5	μA	
I <sub>STB1</sub>	(WDT Enabled)	5V	No load, system HALT	_		10	μA	
	Standby Current	3V	N. I.	_		1	μA	
I <sub>STB2</sub>	(WDT Disabled)	5V	No load, system HALT	_		2	μA	
V <sub>IL1</sub>	Input Low Voltage for I/O Ports, TMR0, TMR1 and INT	_	_	0		0.3V <sub>DD</sub>	V	
V <sub>IH1</sub>	Input High Voltage for I/O Ports, TMR0, TMR1 and INT	_	_	0.7V <sub>DD</sub>		V <sub>DD</sub>	V	



	<b>D</b> (		Test Conditions		_		
Symbol	Parameter	$V_{DD}$	Conditions	Min.	Тур.	Max.	Unit
V <sub>IL2</sub>	Input Low Voltage (RES)		_	0		$0.4V_{DD}$	V
V <sub>IH2</sub>	Input High Voltage (RES)			0.9V <sub>DD</sub>	_	V <sub>DD</sub>	V
			LVR enable, 2.1V option	1.98	2.10	2.22	V
V <sub>LVR</sub>	Low Voltage Reset Voltage		LVR enable, 3.15V option	2.98	3.15	3.32	V
			LVR enable, 4.2V option	3.98	4.20	4.42	V
		3V	· · · −0 1)/	4	8	_	mA
I <sub>OL</sub>	DL I/O Port Sink Current		V <sub>OL</sub> =0.1V <sub>DD</sub>	10	20	_	mA
				-2	-4	_	mA
I <sub>OH</sub>	I/O Port Source Current	5V	V <sub>OH</sub> =0.9V <sub>DD</sub>	-5	-10	_	mA
D	Dull bisk Desistance	3V		20	60	100	kΩ
R <sub>PH</sub>	Pull-high Resistance	5V		10	30	50	kΩ
V <sub>AD</sub>	A/D Input Voltage	_		0		V <sub>DD</sub>	V
E <sub>AD</sub>	A/D Conversion Error			_	±0.5	±1	LSB
	Additional Power Consumption	3V		_	0.9	1.3	mA
I <sub>ADC</sub>	if A/D Converter is Used	5V			1.2	1.8	mA
V <sub>POR</sub>	VDD Start Voltage to Ensure Power-on Reset	_	_	_		100	mV
R <sub>POR</sub>	VDD Rise Slew Rate to Ensure Power-on Reset		_	0.035		_	V/ms

# HT7133-1, +3.3V Output Type

Ta=25°C

Cumb al	Dementer		Test Conditions	M	<b>T</b>	Marr	11 14	
Symbol	Parameter	V <sub>IN</sub>	Conditions	Min.	Тур.	Max.	Unit	
V <sub>OUT</sub>	Output Voltage	5.5V	I <sub>OUT</sub> =10mA	3.201	3.3	3.399	V	
I <sub>OUT</sub>	Output Current	5.5V		20	30	_	mA	
ΔV <sub>OUT</sub>	Load Regulation	5.5V	1mA≤I <sub>OUT</sub> ≤30mA	_	60	100	mV	
V <sub>DIF</sub>	Voltage Drop	_	I <sub>OUT</sub> =1mA	_	100	_	mV	
I <sub>SS</sub>	Current Consumption	5.5V	No load	_	2.5	5.0	μA	
$\frac{\Delta Vout}{\Delta Vin \times Vout}$	Line Regulation	_	4.5V≤V <sub>IN</sub> ≤24V, I <sub>OUT</sub> =1mA		0.2	_	%/V	
V <sub>IN</sub>	Input Voltage	_		_	_	24	V	
<u>ΔVout</u> ΔTa	Temperature Coefficient	5.5V	I <sub>OUT</sub> =10mA 0°C <ta<70°c< td=""><td></td><td>±0.5</td><td></td><td>mV/°C</td></ta<70°c<>		±0.5		mV/°C	



# A.C. Characteristics

Ta=25°C
---------

			Test Conditions		Тур.	Maria	
Symbol	Parameter	V <sub>DD</sub>	Conditions	Min.		Max.	Unit
			2.2V~5.5V	400		4000	kHz
f <sub>SYS</sub>	System Clock		3.3V~5.5V	400		8000	kHz
f <sub>4MRCOSC*</sub>	4MHz External RC OSC	3.3V	R=158kΩ, –40°C~85°C	-10%	4	+10%	MHz
4	Timer I/P Frequency		2.2V~5.5V	0	_	4000	kHz
f <sub>TIMER</sub>	(TMR0/TMR1)	_	3.3V~5.5V	0		8000	kHz
f <sub>WDTOSC</sub>	Watchdog Timer Frequency		2.2V~5.5V	-10%	32	+10%	kHz
			Configuration option at $2^{15}$ /f <sub>S</sub>	2 <sup>16</sup>		2 <sup>17</sup>	*t <sub>WDTOSC</sub>
	Watchdog Time-out period		Configuration option at $2^{14}/f_S$	2 <sup>15</sup>		2 <sup>16</sup>	*t <sub>WDTOSC</sub>
(	(f <sub>wDTOSC</sub> /2)		Configuration option at $2^{13}$ /f <sub>S</sub>	2 <sup>14</sup>		2 <sup>15</sup>	*t <sub>WDTOSC</sub>
+			Configuration option at $2^{12}/f_S$	2 <sup>13</sup>		2 <sup>14</sup>	*t <sub>WDTOSC</sub>
twot -			Configuration option at $2^{15}$ /f <sub>S</sub>	2 <sup>17</sup>		2 <sup>18</sup>	*t <sub>SYS</sub>
	Watchdog Time-out period		Configuration option at $2^{14}/f_S$	2 <sup>16</sup>		2 <sup>17</sup>	*t <sub>SYS</sub>
	(f <sub>SYS</sub> /4)		Configuration option at $2^{13}$ /f <sub>S</sub>	2 <sup>15</sup>		2 <sup>16</sup>	*t <sub>SYS</sub>
			Configuration option at $2^{12}/f_S$	2 <sup>14</sup>		2 <sup>15</sup>	*t <sub>SYS</sub>
t <sub>RES</sub>	External Reset Low Pulse Width			1		_	μs
t <sub>SST</sub>	System Start-up Timer Period		Wake-up from Power Down	_	1024		*t <sub>SYS</sub>
t <sub>LVR</sub>	Low Voltage Reset Time		_	0.25	1.00	2.00	ms
t <sub>INT</sub>	Interrupt Pulse Width		_	1	_	_	μs
t <sub>POR</sub>	Minimum Time to Ensure Power-on Reset		V <sub>POR</sub> =0.1V	50			ms
t <sub>AD</sub>	A/D Clock Period	_		0.5	_	100	μS
t <sub>ADC</sub>	A/D Conversion Time	_		_	13		t <sub>AD</sub>
t <sub>ADCS</sub>	A/D Sampling Time	_			4	_	t <sub>AD</sub>
t <sub>ON2ST</sub>	A/D on to A/D Start		2.7V~5.5V	2			μs

Note: \*t<sub>SYS</sub>=1/f<sub>SYS</sub>, \*t<sub>WDTOSC</sub>=1/f<sub>WDTOSC</sub>

 $f_{\text{WDTOSC}}$  is frequency of internal 32K RC oscillator

\* Please contact Sales of Holtek if ERC 455kHz/1MHz/2MHz/8MHz is needed



# **Comparator Electrical Characteristics**

Ta=25°C

0	Barrantan		Test Conditions	Min	Turn		
Symbol	Parameter	$V_{DD}$	Conditions	Min.	Тур.	Max.	Unit
V <sub>DDC</sub>	Comparator Operating Voltage		_	3.0		5.5	V
	Comparator Operating Current				40	80	μA
IDDC			_		60	120	μA
I <sub>STBYC</sub>	Comparator Power Down Current	5V	Comparator disabled	_		0.1	μA
V <sub>OPOS</sub>	Comparator Input Offset Voltage	5V		-10		10	mV
V <sub>CM</sub>	Comparator Common Mode Voltage Range	_		0		V <sub>DD</sub> 1.4V	V
A <sub>OL</sub>	Comparator Open Loop Gain			80	100	_	dB
t <sub>PD</sub>	Comparator Response Time	_		_		1*	μS

Note: The comparator has no hysteresis.

Response time is measured with one comparator input at 2V while the other input has a transition from 0 to 4V and with  $V_{DD}$ =5.4V.



# **System Architecture**

A key factor in the high-performance features of the Holtek range of microcontrollers is attributed to their internal system architecture. The range of devices take advantage of the usual features found within RISC microcontrollers providing increased speed of operation and enhanced performance. The pipelining scheme is implemented in such a way that instruction fetching and instruction execution are overlapped, hence instructions are effectively executed in one cycle, with the exception of branch or call instructions. An 8-bit wide ALU is used in practically all instruction set operations, which carries out arithmetic operations, logic operations, rotation, increment, decrement, branch decisions, etc. The internal data path is simplified by moving data through the Accumulator and the ALU. Certain internal registers are implemented in the Data Memory and can be directly or indirectly addressed. The simple addressing methods of these registers along with additional architectural features ensure that a minimum of external components is required to provide a functional I/O and A/D control system with maximum reliability and flexibility. This makes the device suitable for low-cost, high-volume production for controller applications.

## **Clocking and Pipelining**


The main system clock, derived from either a Crystal/Resonator or RC oscillator is subdivided into four internally generated non-overlapping clocks, T1~T4. The Program Counter is incremented at the beginning of the T1 clock during which time a new instruction is fetched. The remaining T2~T4 clocks carry out the decoding and execution functions. In this way, one T1~T4 clock cycle forms one instruction cycle. Although the fetching and execution of instructions takes place in consecutive instruction cycles, the pipelining structure of the microcontroller ensures that instructions are effectively executed in one instruction cycle. The exception to this are instructions where the contents of the Program Counter are changed, such as subroutine calls or jumps, in which case the instruction will take one more instruction cycle to execute.

When the RC oscillator is used, OSC2 is free for use as a T1 phase clock synchronizing pin. This T1 phase clock has a frequency of  $f_{SYS}/4$  with a 1:3 high/low duty cycle.


For instructions involving branches, such as jump or call instructions, two machine cycles are required to complete instruction execution. An extra cycle is required as the program takes one cycle to first obtain the actual jump or call address and then another cycle to actually execute the branch. The requirement for this extra cycle should be taken into account by programmers in timing sensitive applications

## **Program Counter**

During program execution, the Program Counter is used to keep track of the address of the next instruction to be executed. It is automatically incremented by one each time an instruction is executed except for instructions, such as "JMP" or "CALL" that demand a jump to a



#### System Clocking and Pipelining



### Instruction Fetching



non-consecutive Program Memory address. It must be noted that only the lower 8 bits, known as the Program Counter Low Register, are directly addressable.

When executing instructions requiring jumps to non-consecutive addresses such as a jump instruction, a subroutine call, interrupt or reset, etc., the microcontroller manages program control by loading the required address into the Program Counter. For conditional skip instructions, once the condition has been met, the next instruction, which has already been fetched during the present instruction execution, is discarded and a dummy cycle takes its place while the correct instruction is obtained.


The lower byte of the Program Counter, known as the Program Counter Low register or PCL, is available for program control and is a readable and writeable register. By transferring data directly into this register, a short program jump can be executed directly, however, as only this low byte is available for manipulation, the jumps are limited to the present page of memory, that is 256 locations. When such program jumps are executed it should also be noted that a dummy cycle will be inserted.

The lower byte of the Program Counter is fully accessible under program control. Manipulating the PCL register might cause program branching, so an extra cycle is needed to pre-fetch. Further information on the PCL register can be found in the Special Function Register section.

#### Stack

This is a special part of the memory which is used to save the contents of the Program Counter only. The stack has 6 levels and is neither part of the data nor part

of the program space, and is neither readable nor writeable. The activated level is indexed by the Stack Pointer, SP, and is neither readable nor writeable. At a subroutine call or interrupt acknowledge signal, the contents of the Program Counter are pushed onto the stack. At the end of a subroutine or an interrupt routine, signaled by a return instruction, RET or RETI, the Program Counter is restored to its previous value from the stack. After a device reset, the Stack Pointer will point to the top of the stack.



If the stack is full and an enabled interrupt takes place, the interrupt request flag will be recorded but the acknowledge signal will be inhibited. When the Stack Pointer is decremented, by RET or RETI, the interrupt will be serviced. This feature prevents stack overflow allowing the programmer to use the structure more easily. However, when the stack is full, a CALL subroutine instruction can still be executed which will result in a stack overflow. Precautions should be taken to avoid such cases which might cause unpredictable program branching.

Mada				I	Program	n Cour	iter Bits	6			
Mode	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
Initial Reset	0	0	0	0	0	0	0	0	0	0	0
External Interrupt	0	0	0	0	0	0	0	0	1	0	0
Timer/Event Counter 0 Overflow	0	0	0	0	0	0	0	1	0	0	0
Timer/Event Counter 1 Overflow	0	0	0	0	0	0	0	1	1	0	0
A/D Converter Interrupt	0	0	0	0	0	0	1	0	0	0	0
EEPROM Write Interrupt	0	0	0	0	0	0	1	0	1	0	0
Skip					Progra	m Cour	nter + 2				
Loading PCL	PC10	PC9	PC8	@7	@6	@5	@4	@3	@2	@1	@0
Jump, Call Branch	#10	#9	#8	#7	#6	#5	#4	#3	#2	#1	#0
Return from Subroutine	S10	S9	S8	S7	S6	S5	S4	S3	S2	S1	S0

#### **Program Counter**

Note: PC10~PC8: Current Program Counter bits @7~@0: PCL bits #10~#0: Instruction code address bits S10~S0: Stack register bits



### Arithmetic and Logic Unit – ALU

The arithmetic-logic unit or ALU is a critical area of the microcontroller that carries out arithmetic and logic operations of the instruction set. Connected to the main microcontroller data bus, the ALU receives related instruction codes and performs the required arithmetic or logical operations after which the result will be placed in the specified register. As these ALU calculation or operations may result in carry, borrow or other status changes, the status register will be correspondingly updated to reflect these changes. The ALU supports the following functions:

- Arithmetic operations: ADD, ADDM, ADC, ADCM, SUB, SUBM, SBC, SBCM, DAA
- Logic operations: AND, OR, XOR, ANDM, ORM, XORM, CPL, CPLA
- Rotation RRA, RR, RRCA, RRC, RLA, RL, RLCA, RLC
- Increment and Decrement INCA, INC, DECA, DEC
- Branch decision, JMP, SZ, SZA, SNZ, SIZ, SDZ, SIZA, SDZA, CALL, RET, RETI

# **Flash Program Memory**

The Program Memory is the location where the user code or program is stored. For this device the Program Memory is a Flash type, which means it can be programmed and reprogrammed a large number of times, allowing the user the convenience of multiple code modifications on the same device. By using the appropriate programming tools, this Flash memory device offer users the flexibility to conveniently debug and develop their applications while also offering a means of field programming.

#### Structure

The Program Memory has a capacity of 2K by 14 bits. The Program Memory is addressed by the Program Counter and also contains data, table information and interrupt entries. Table data, which can be setup in any location within the Program Memory, is addressed by a separate table pointer register.

#### **Special Vectors**

Within the Program Memory, certain locations are reserved for special usage such as reset and interrupts.

Location 000H

This vector is reserved for use by the device reset for program initialisation. After a device reset is initiated, the program will jump to this location and begin execution.

Location 004H

This vector is used by the external interrupt. If the external interrupt pin receives a logical transition, the program will jump to this location and begin execution if the external interrupt is enabled and the stack is not full. The type of edge transition that will trigger an external interrupt, whether it be high to low, low to high or both, is chosen using the MISC register.

• Location 008H

This internal vector is used by the Timer/Event Counter 0. If a Timer/Event Counter 0 overflow occurs, the program will jump to this location and begin execution if the Timer/Event Counter 0 interrupt is enabled and the stack is not full.

Location 00CH


This internal vector is used by the Timer/Event Counter 1. If a Timer/Event Counter 1 overflow occurs, the program will jump to this location and begin execution if the Timer/Event Counter 1 interrupt is enabled and the stack is not full.

Location 010H

Location 010H is reserved for the A/D converter interrupt and real time clock interrupt service program. If an A/D conversion finishes, and the interrupt is enabled, and the stack is not full, the program will jump to this location and begin execution.

Location 014H

This area is reserved for the EEPROM interrupt service program. If an EEPROM write operation has finished, and if the EEPROM interrupt is enabled and the stack is not full, the program will jump to this location and begin execution.



**Program Memory Structure** 

#### Look-up Table

Any location within the Program Memory can be defined as a look-up table where programmers can store fixed data. To use the look-up table, the table pointer must first be setup by placing the lower order address of the look up data to be retrieved in the table pointer register, TBLP. This register defines the lower 8-bit address of the look-up table.

After setting up the table pointer, the table data can be retrieved from the current Program Memory page or last Program Memory page using the "TABRDC[m]" or "TABRDL [m]" instructions, respectively. When these in-




Instruction					Table	Locatio	n Bits				
Instruction	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
TABRDC[m]	PC10	PC9	PC8	@7	@6	@5	@4	@3	@2	@1	@0
TABRDL [m]	1	1	1	@7	@6	@5	@4	@3	@2	@1	@0

**Table Location** 

## Note: PC10~PC8: Current Program Counter bits @7~@0: Table Pointer TBLP bits

structions are executed, the lower order table byte from the Program Memory will be transferred to the user defined Data Memory register [m] as specified in the instruction. The higher order table data byte from the Program Memory will be transferred to the TBLH special register. Any unused bits in this transferred higher order byte will be read as "0".

The accompanying diagram illustrates the addressing/data flow of the look-up table:



### **Table Program Example**

The following example shows how the table pointer and table data is defined and retrieved from the microcontroller. This example uses raw table data located in the last page which is stored there using the ORG statement. The value at this ORG statement is "700H" which refers to the start address of the last page

within the 2K Program Memory of the device. The table pointer is setup here to have an initial value of "06H". This will ensure that the first data read from the data table will be at the Program Memory address "706H" or 6 locations after the start of the last page. Note that the value for the table pointer is referenced to the first address of the present page if the "TABRDC [m]" instruction is being used. The high byte of the table data which in this case is equal to zero will be transferred to the TBLH register automatically when the "TABRDL [m]" instruction is executed.

Because the TBLH register is a read-only register and cannot be restored, care should be taken to ensure its protection if both the main routine and Interrupt Service Routine use table read instructions. If using the table read instructions, the Interrupt Service Routines may change the value of the TBLH and subsequently cause errors if used again by the main routine. As a rule it is recommended that simultaneous use of the table read instructions should be avoided. However, in situations where simultaneous use cannot be avoided, the interrupts should be disabled prior to the execution of any main routine table-read instructions. Note that all table related instructions require two instruction cycles to complete their operation.

Tempreg1 db ? tempreg2 db ?	; temporary register #1 ; temporary register #2
mov a,06h	; initialise table pointer - note that this address is referenced
mov tblp,a	; to the last page or present page
: tabrdl tempreg1	; transfers value in table referenced by table pointer to tempregl ; data at prog. memory address "706H" transferred to ; tempregl and TBLH
dec tblp	; reduce value of table pointer by one
tabrdl tempreg2	<pre>; transfers value in table referenced by table pointer to tempreg2 ; data at prog.memory address "705H" transferred to ; tempreg2 and TBLH ; in this example the data "1AH" is transferred to tempreg1 ; and data "0FH" to register tempreg2</pre>
org 700h	; sets initial address of last page
dc 00Ah, 00Bh, 00 : :	OCh, 00Dh, 00Eh, 00Fh, 01Ah, 01Bh




#### In Circuit Programming

The provision of Flash Program Memory gives the user and designer the convenience of easy upgrades and modifications to their programs on the same device. As an additional convenience, Holtek has provided a means of programming the microcontroller in-circuit. This provides manufacturers with the possibility of manufacturing their circuit boards complete with a programmed or un-programmed Flash Type microcontroller, and then programming or upgrading the program at a later stage. This enables product manufacturers to easily keep their manufactured products supplied with the latest program releases without removal and re-insertion of the device.

Pin Name	Function	
PA0	Serial data input/output	
PA4	Serial clock	
RES	Device reset	
VDD	Power supply	
VSS	Ground	


The Flash device Program Memory and EEPROM memory can both be programmed serially in-circuit using a 5-wire interface. Data is downloaded and uploaded serially on a single pin with an additional line for the clock. Two additional lines are required for the power supply and one line for the reset. The technical details regarding the in-circuit programming of the devices are beyond the scope of this publication but will be supplied in supplementary literature.



In-circuit Programming Interface

## **RAM Data Memory**

The Data Memory is a volatile area of 8-bit wide RAM internal memory and is the location where temporary information is stored. Divided into two sections, the first of these is an area of RAM where special function registers are located. These registers have fixed locations and are necessary for correct operation of the device. Many of these registers can be read from and written to directly under program control, however, some remain protected from user manipulation. The second area of Data Memory is reserved for general purpose use. All locations within this area are read and write accessible under program control.



Bank 0 RAM Data Memory Structure

Note: Most of the Data Memory bits can be directly manipulated using the "SET [m].i" and "CLR [m].i" with the exception of a few dedicated bits. The Data Memory can also be accessed through the memory pointer registers MP0 and MP1.

#### Structure

The RAM Data Memory is subdivided into two banks, known as Bank 0 and Bank 1, all of which are implemented in 8-bit wide RAM. Most of the RAM Data Memory is located in Bank 0 which is also subdivided into two sections, the Special Purpose Data Memory and the General Purpose Data Memory. The start address of the RAM Data Memory for all devices is the address "00H". The last Data Memory address is "7FH".

Bank 1 of the RAM Data Memory contains only one special function register, known as the EECTRL register which is located at address "40H". This register is used to access data from the EEPROM Data Memory.

#### 40H EECTRL

## Bank 1 RAM Data Memory Structure

#### **General Purpose Data Memory**

All microcontroller programs require an area of read/write memory where temporary data can be stored and retrieved for use later. It is this area of RAM memory that is known as General Purpose Data Memory. This area of Data Memory is fully accessible by the user program for both read and write operations. By using the "SET [m].i" and "CLR [m].i" instructions individual bits can be set or reset under program control giving the user a large range of flexibility for bit manipulation in the Data Memory.



#### **Special Purpose Data Memory**

This area of Data Memory is where registers, necessary for the correct operation of the microcontroller, are stored. Most of the registers are both read and write type but some are protected and are read only, the details of which are located under the relevant Special Function Register section. Note that for locations that are unused, any read instruction to these addresses will return the value "00H".

00H	IAR0	
01H	MP0	
02H	IAR1	
03H	MP1	
04H	BP	
05H	ACC	
06H	PCL	
07H	TBLP	
08H	TBLH	
09H		
0AH	STATUS	
0BH	INTC0	
0CH		
0DH	TMR0	
0EH	TMR0C	
0FH		
10H	TMR1	
11H	TMR1C	
12H	PA	
13H	PAC	
14H	PB	
15H	PBC	
16H		
17H		
18H	PD	
19H	PDC	
1AH	PWM0	
1BH	PWM1	
1CH		
1DH		
1EH	INTC1	
1FH	MISC	
20H	PG	
21H	PGC	
22H	EEADDR	
23H	EEDATA	
24H	ADRL	
25H	ADRH	
26H	ADCR	
27H	ACSR	

: Unused, read as "00"

Special Purpose RAM Data Memory

## **Special Function Registers**

To ensure successful operation of the microcontroller, certain internal registers are implemented in the Data Memory area. These registers ensure correct operation of internal functions such as timers, interrupts, etc., as well as external functions such as I/O data control and A/D converter operation. The location of these registers within the Data Memory begins at the address 00H. Any unused Data Memory locations between these special function registers and the point where the General Purpose Memory begins is reserved for future expansion purposes, attempting to read data from these locations will return a value of 00H.

#### Indirect Addressing Register - IAR0, IAR1

The Indirect Addressing Registers, IAR0 and IAR1, although having their locations in normal RAM register space, do not actually physically exist as normal registers. The method of indirect addressing for RAM data manipulation uses these Indirect Addressing Registers and Memory Pointers, in contrast to direct memory addressing, where the actual memory address is specified. Actions on the IAR0 and IAR1 registers will result in no actual read or write operation to these registers but rather to the memory location specified by their corresponding Memory Pointer, MP0 or MP1. Acting as a pair, IAR0 and MP0 can together only access data from Bank 0, while the IAR1 and MP1 register pair can access data from both Bank 0 and Bank 1. As the Indirect Addressing Registers are not physically implemented, reading the Indirect Addressing Registers indirectly will return a result of "00H" and writing to the registers indirectly will result in no operation.

#### Memory Pointer - MP0, MP1

For all devices, two Memory Pointers, known as MP0 and MP1 are provided. These Memory Pointers are physically implemented in the Data Memory and can be manipulated in the same way as normal registers providing a convenient way with which to address and track data. When any operation to the relevant Indirect Addressing Registers is carried out, the actual address that the microcontroller is directed to, is the address specified by the related Memory Pointer. MP0, together with Indirect Addressing Register, IAR0, are used to access data from Bank 0 only, while MP1 and IAR1 are used to access data from both Bank 0 and Bank 1. As bit 7 of the Memory Pointers is not required to address the full memory space, it must be noted that when the Memory Pointers are read, a value of "1" will be returned.



The following example shows how to clear a section of four RAM locations already defined as locations adres1 to adres4.

```
data .section
                'data'
          db ?
db ?
adres1
adres2
Adres3
          db ?
          db ?
adres4
block
          db ?
code .section at 0 'code'
org 00h
start:
    mov a,04h
mov block,a
                              ; setup size of block
    mov a, offset adres1
                              ; Accumulator loaded with first RAM address
    mov mp0, a
                              ; setup memory pointer with first RAM address
loop:
                              ; clear the data at address defined by MPO
    clr IAR0
    inc mp0
sdz block
                                increment memory pointer
                              ; check if last memory location has been cleared
    jmp loop
```

continue:

The important point to note here is that in the example shown above, no reference is made to specific RAM addresses.

#### Bank Pointer - BP

The RAM Data Memory is divided into two Banks, known as Bank 0 and Bank 1. With the exception of the EECTRL register, all of the Special Purpose Registers and General Purpose Registers are contained in Bank 0. Bank 1 contains only one register, which is the EEPROM Control Register, known as EECTRL. Selecting the required Data Memory area is achieved using the Bank Pointer. If data in Bank 0 is to be accessed, then the BP register must be loaded with the value "00", while if data in Bank 1 is to be accessed, then the BP register must be loaded with the value "01".

Using Memory Pointer MP0 and Indirect Addressing Register IAR0 will always access data from Bank 0, irrespective of the value of the Bank Pointer. The EECTRL register is located at memory location 40H in Bank 1 and can only be accessed indirectly using memory pointer MP1 and the indirect addressing register, IAR1, after the BP register has first been loaded with the value "01". Data can only be read from or written to the EEPROM via this register.


The Data Memory is initialised to Bank 0 after a reset, except for the WDT time-out reset in the Power Down Mode, in which case, the Data Memory bank remains unaffected. It should be noted that Special Function Data Memory is not affected by the bank selection, which means that the Special Function Registers can be accessed from within either Bank 0 or Bank 1. Directly addressing the Data Memory will always result in Bank 0 being accessed irrespective of the value of the Bank Pointer.

#### Accumulator – ACC

The Accumulator is central to the operation of any microcontroller and is closely related with operations carried out by the ALU. The Accumulator is the place where all intermediate results from the ALU are stored. Without the Accumulator it would be necessary to write the result of each calculation or logical operation such as addition, subtraction, shift, etc., to the Data Memory resulting in higher programming and timing overheads. Data transfer operations usually involve the temporary storage function of the Accumulator; for example, when transferring data between one user defined register and another, it is necessary to do this by passing the data through the Accumulator as no direct transfer between two registers is permitted.

#### Program Counter Low Register - PCL

To provide additional program control functions, the low byte of the Program Counter is made accessible to programmers by locating it within the Special Purpose area of the Data Memory. By manipulating this register, direct



**Bank Pointer** 



jumps to other program locations are easily implemented. Loading a value directly into this PCL register will cause a jump to the specified Program Memory location, however, as the register is only 8-bit wide, only jumps within the current Program Memory page are permitted. When such operations are used, note that a dummy cycle will be inserted.

## Look-up Table Registers – TBLP, TBLH

These two special function registers are used to control operation of the look-up table which is stored in the Program Memory. TBLP is the table pointer and indicates the location where the table data is located. Its value must be setup before any table read commands are executed. Its value can be changed, for example using the "INC" or "DEC" instructions, allowing for easy table data pointing and reading. TBLH is the location where the high order byte of the table data is stored after a table read data instruction has been executed. Note that the lower order table data byte is transferred to a user defined location.

#### Status Register – STATUS

This 8-bit register contains the zero flag (Z), carry flag (C), auxiliary carry flag (AC), overflow flag (OV), power down flag (PDF), and watchdog time-out flag (TO). These arithmetic/logical operation and system management flags are used to record the status and operation of the microcontroller.

With the exception of the TO and PDF flags, bits in the status register can be altered by instructions like most other registers. Any data written into the status register will not change the TO or PDF flag. In addition, operations related to the status register may give different results due to the different instruction operations. The TO flag can be affected only by a system power-up, a WDT time-out or by executing the "CLR WDT" or "HALT" instruction. The PDF flag is affected only by executing the "HALT" or "CLR WDT" a system power-up.


The Z, OV, AC and C flags generally reflect the status of the latest operations.

- C is set if an operation results in a carry during an addition operation or if a borrow does not take place during a subtraction operation; otherwise C is cleared. C is also affected by a rotate through carry instruction.
- AC is set if an operation results in a carry out of the low nibbles in addition, or no borrow from the high nibble into the low nibble in subtraction; otherwise AC is cleared.
- Z is set if the result of an arithmetic or logical operation is zero; otherwise Z is cleared.
- OV is set if an operation results in a carry into the highest-order bit but not a carry out of the highest-order bit, or vice versa; otherwise OV is cleared.
- **PDF** is cleared by a system power-up or executing the "CLR WDT" instruction. PDF is set by executing the "HALT" instruction.
- **TO** is cleared by a system power-up or executing the "CLR WDT" or "HALT" instruction. TO is set by a WDT time-out.

In addition, on entering an interrupt sequence or executing a subroutine call, the status register will not be pushed onto the stack automatically. If the contents of the status registers are important and if the subroutine can corrupt the status register, precautions must be taken to correctly save it.

#### Interrupt Control Registers - INTC0, INTC1

This pair of 8-bit registers control the operation of both external and internal timer interrupts. By setting various bits within this register using standard bit manipulation instructions, the enable/disable function of each interrupt can be independently controlled. A master interrupt bit within this register, the EMI bit, acts like a global enable/disable and is used to set all of the interrupt enable bits on or off. This bit is cleared when an interrupt routine is entered to disable further interrupt and is set by executing the "RETI" instruction.



Status Register

# Timer/Event Counter Registers – TMR0/TMR0C, TMR1/TMR1C

The device contains two internal 8-bit count-up Timer/Event Counters. One associated register for each Timer/Event Counter known as TMR0 and TMR1 is the location where the timer's 8-bit value is located. These registers can also be preloaded with fixed data to allow different time intervals to be setup. An associated control register for each Timer/Event Counter, known as TMR0C and TMR1C, contains the setup information for each timer, which determines in what mode the timer is to be used as well as containing the timer on/off control function.

## Input/Output Ports and Control Registers

Within the area of Special Function Registers, the I/O registers and their associated control registers play a prominent role. All I/O ports have a designated register correspondingly labeled as PA, PB, PD and PG. These labeled I/O registers are mapped to specific addresses within the Data Memory as shown in the Data Memory table, which are used to transfer the appropriate output or input data on that port. With each I/O port there is an associated control register labeled PAC, PBC, PDC and PGC, also mapped to specific addresses within the Data Memory. The control register specifies which pins of that port are set as inputs and which are set as outputs. To setup a pin as an input, the corresponding bit of the control register must be set high, for an output it must be set low. During program initialisation, it is important to first setup the control registers to specify which pins are outputs and which are inputs before reading data from or writing data to the I/O ports. One flexible feature of these registers is the ability to directly program single bits using the "SET [m].i" and "CLR [m].i" instructions. The ability to change I/O pins from output to input and vice versa by manipulating specific bits of the I/O control registers during normal program operation is a useful feature of these devices.

### Pulse Width Modulator Registers - PWM0, PWM1


The device contains two Pulse Width Modulator functions with their own related independent control registers, known as PWM0 an PWM1. The 8-bit contents of these registers, defines the duty cycle value for the modulation cycle of the individual Pulse Width Modulator.

#### A/D Converter Registers – ADRL, ADRH, ADCR, ACSR

The device contains a 4-channel 9-bit A/D converter. The correct operation of the A/D requires the use of two data registers, a control register and a clock source register. The two data registers, a high byte data register known as ADRH, and a low byte data register known as ADRL, are the register locations where the digital value is placed after the completion of an analog to digital conversion cycle. The channel selection and configuration of the A/D converter is setup via the control register, ADCR, while the A/D clock frequency is defined by the clock source register, ACSR.

#### EEPROM Registers - EEADDR, EEDATA, EECTRL

These three registers are used to control all operations to and from the EEPROM Data Memory. As the EEPROM Data Memory is not mapped like the other memory types, all data transfers to and from the EEPROM must be made using the EEDATA register, the address of which is setup using the EEADDR register. The read and write control operations are controlled using the EECTRL register. The EECTRL register is located in Bank 1, therefore before use the Bank Pointer must be set to a value of 1. The EECTRL register can only be read and written to indirectly using the MP1 address pointer and IAR1 indirect addressing register.





#### **Miscellaneous Register – MISC**

The MISC register is used to control the comparator function and to select the external interrupt active edge. The comparator enable/disable function and its output status are controlled with this register. The type of edge that triggers an external interrupt function, whether it be high to low, low to high or both is selected using this register.

# **EEPROM Data Memory**

One special features of the device is that it contains an area of internal EEPROM Data Memory. EEPROM, which stands for Electrically Erasable Programmable Read Only Memory, is by its nature a non-volatile form of memory, with data retention even when its power supply is removed. By incorporating this kind of data memory in the device a whole new host of application possibilities are made available to the designer. The availability of EEPROM storage allows information such as product identification numbers, calibration values, specific user data, system setup data or other product information to be stored directly within the microcontroller.

### **EEPROM Data Memory Structure**

The EEPROM Data Memory capacity has a structure of 64×8 bits. Unlike the Flash Program Memory and RAM Data Memory, the EEPROM Data Memory is not directly mapped and is therefore not directly accessible in the same way as the other types of memory. Therefore, read and write operations to the EEPROM Data Memory are not carried out in the same way as the RAM Data Memory or Flash Program Memory but are rather carried out using indirect addressing and using three registers stored in the RAM Data Memory.

#### Accessing the EEPROM Data Memory

The EEPROM Data Memory is accessed using 3 registers stored in the RAM Data Memory. The EEADDR register is where the EEPROM address is setup while the EEDATA register is where the EEPROM data is stored. Data read back from the EEPROM will be placed into the EEDATA register after a read operation has finished while data to be written to the EEPROM must be first placed in the EEDATA register before a write operation is initiated. The EECTRL register is used to control the overall read and write operations on the EEPROM. As the EECTRL register is located in Bank 1, the Bank Pointer must be set to 01H before use and the Memory Pointer MP1 and Indirect Addressing register IAR1 used to read and write data to the register. Note that all read and write operations to the EEPROM are carried out in single byte format.

Using these three registers makes data read and write operations to the EEPROM a relatively simple process. For read operations the required EEPROM address is first placed in the EEADDR register after which the RDEN bit in the EECTRL register should be set high to enable read operations. Setting the RD bit set high will then initiate the EEPROM read process. As the EEPROM needs some time to execute its internal read process, the software can poll the RD bit, searching for a low transition which indicates that the read process has finished and after which the data can be read back from the EEDATA register.

For write operations the required EEPROM address is first placed in the EEADDR register and the data to be written is placed in the EEDATA registers. After this the WTEN bit in the EECTL register should be set high to enable write operations. Setting the WT bit high will then initiate the EEPROM write process. As the EEPROM needs some time to execute its internal write process, two methods can be used to determine when this write operation has finished. The first is to use software to poll the WT bit, searching for a low transition which indicates that the write process has finished. The second method is to use the EEPROM interrupt.



# **EEPROM Program Examples**

The following short example programs illustrate how to read and write and read to the EEPROM. These programs can form a basis of understanding as to how the internal EEPROM memory is to be used to store and retrieve data.

## Example 1 – Reading Data from the EEPROM

_RD _RDEN _WT _WTEN _EECTRL _EEADDR _EEDATA	EQU EQU EQU EQU EQU EQU		; ; ; ; ;
set	bp.0		; Bank 1 selected
mov	a,40h		
mov	mp1,a		; set MP1 to the EECTRL address
mov	a,00h		
mov	_EEAI	DDR,A	; set address register to OOH
set	_RDEN		; set "RDEN" bit first
set	RD		; set "RD" bit to initiate read process
mov	a, EE	DATA	; mov out EEPROM data for further usage
:			
inc	_EEAD	DR	; set address register to 01H
set	_RD		; read again
mov	a,_EE	DATA	

## Example 2 – Writing Data to the EEPROM, polling method

set	bp.0		
mov	a,40h		
mov	mpl, a	L	
mov	a,30h		
mov	_EEADI	DR,a	; set address register
mov	a,55h		
mov	_EEDA'	ΓA,a	; set data register
clr	IAR1.	1	; clear RDEN to make EEPROM write possible.
clr	INTC0	.0	; clear EMI to block interrupt
set	IAR1.	3	; set "WTEN" bit first
set	IAR1.	2	; then set the "WT" bit - no other instructions between
SZ	IAR1.	2	
jmp	\$-1		
set	INTC0	.0	; set EMI to enable interrupt
clr	EEDA	ГА	
call	check	data	; check if write data O.K.
:	-	_	
:			
check dat	ta	clr bp.0	
		call rd_e	eprom_data
		:	
		:	
		ret	



#### Example 3 - Writing Data to the EEPROM, interrupt method

set	bp.0	
mov	a,40h	
mov	mp1, a	
mov	a,30h	
mov	_EEADDR, a	; set address register
mov	a,55h	
mov	_EEDATA, a	; set data register
clr	IAR1.1	; clear RDEN to make EEPROM write possible
clr	INTC0.0	; clear EMI to block interrupt
set	IAR1.3	; set "WTEN"
set	IAR1.2	; set "WT" - no other instruction in between
set	INTC0.0	; enable EMI
set	INTC1.1	; enable EEPROM interrupt bit "EE2I"
clr	EEDATA	
:	_	
:		
ISR EE:		
call che	eck data	
:	—	

#### **Programming Considerations**

During an EEPROM write operation the WTEN bit must first be set before the WT bit is set. Therefore this must be executed in a two instruction operation, these two bits cannot be set at the same time with a single EECTRL register write instruction. These two instructions must be sequential without instructions being inserted between the WTEN bit instruction and the WT bit instruction.

#### Input/Output Ports

Holtek microcontrollers offer considerable flexibility on their I/O ports. With the input or output designation of every pin fully under user program control, pull-high options for all ports and wake-up options on certain pins, the user is provided with an I/O structure to meet the needs of a wide range of application possibilities.

The device provides up to 16 bidirectional input/output lines and one input line labeled with port names PA, PB, PD and PG. These I/O ports are mapped to the RAM Data Memory with specific addresses as shown in the Special Purpose Data Memory table. All of these I/O ports can be used for input and output operations. For input operation, these ports are non-latching, which means the inputs must be ready at the T2 rising edge of instruction "MOV A,[m]", where m denotes the port address. For output operation, all the data is latched and remains unchanged until the output latch is rewritten.

#### **Pull-high Resistors**

Many product applications require pull-high resistors for their switch inputs usually requiring the use of an external resistor. To eliminate the need for these external resistors, all I/O pins, when configured as an input have the capability of being connected to an internal pull-high resistor. These pull-high resistors are selectable via configuration options and are implemented using a weak PMOS transistor.

#### Port A Wake-up

The HALT instruction forces the microcontroller into a Power Down condition which preserves power, a feature that is important for battery and other low-power applications. Various methods exist to wake-up the microcontroller, one of which is to change the logic condition on one of the Port A pins from high to low. After a HALT instruction forces the microcontroller into entering a Power Down condition, the processor will remain in a low-power state until the logic condition of the selected wake-up pin on Port A changes from high to low. This function is especially suitable for applications that can be woken up via external switches. Note that each pin on Port A can be selected individually to have this wake-up feature.

#### I/O Port Control Registers

Each I/O port has its own control register known as PAC, PBC, PDC and PGC, to control the input/output configuration. With this control register, each CMOS output or input with or without pull-high resistor structures can be reconfigured dynamically under software control. Each pin of the I/O ports is directly mapped to a bit in its associated port control register. For the I/O pin to function as an input, the corresponding bit of the control register must be written as a "1". This will then allow the logic state of the input pin to be directly read by instructions. When the corresponding bit of the control register is written as a "0", the I/O pin will be setup as a CMOS output. If the pin is currently setup as an output, instructions can still be used to read the output register. However, it should be noted that the program will in fact only read the status of the output data latch and not the actual logic status of the output pin.



## **Pin-shared Functions**

The flexibility of the microcontroller range is greatly enhanced by the use of pins that have more than one function. Limited numbers of pins can force serious design constraints on designers but by supplying pins with multi-functions, many of these difficulties can be overcome. For some pins, the chosen function of the multi-function I/O pins is set by configuration options while for others the function is set by application program control.

• External Interrupt Input

The external interrupt pin INT is pin-shared with the I/O pin PA5. For applications not requiring an external interrupt input, the pin-shared external interrupt pin can be used as a normal I/O pin, however to do this, the external interrupt enable bit in the INTC0 register must be disabled.

• External Timer Clock Input

The external timer pins TMR0 and TMR1 are pin-shared with the I/O pins PA4 and PA6. To configure these pins to operate as timer inputs, the corresponding control bits in the timer control register must be correctly set and the pin must also be setup as an input. Note that the original I/O function will remain even if the pin is setup to be used as an external timer input. • PFD Output


The device contains a PFD function whose single output is pin-shared with PA3. The output function of this pin is chosen via a configuration option and remains fixed after the device is programmed. Note that the corresponding bit of the port control register, PAC.3, must setup the pin as an output to enable the PFD output. If the PAC port control register has setup the pin as an input, then the pin will function as a normal logic input with the usual pull-high option, even if the PFD configuration option has been selected.

PWM Outputs


The device contains two PWM output pins known as PWM0 and PWM1 which are shared with pins PD0 and PA7. The PWM output functions are chosen via configuration options and remain fixed after the device is programmed. Note that the corresponding bits of the port control register, PDC and PAC, must setup the pin as an output to enable the PWM output. If the PDC and PAC port control register have setup the pins as inputs, then the pin will function as a normal logic input with the usual pull-high option, even if the PWM0 and PWM1 configuration option have been selected.

• A/D Inputs

The device has up to four A/D converter inputs. All of these analog inputs are pin-shared with I/O pins on Port B. If these pins are to be used as A/D inputs and not as normal I/O pins then the corresponding bits in the A/D Converter Control Register, ADCR, must be







#### **PB Input/Output Port**

properly set. There are no configuration options associated with the A/D function. If used as I/O pins, then full pull-high resistor configuration options remain, however if used as A/D inputs then any pull-high resistor options associated with these pins will be automatically disconnected.


#### I/O Pin Structures

The accompanying diagrams illustrate the I/O pin internal structures. As the exact logical construction of the I/O pin may differ from these drawings, they are supplied as a guide only to assist with the functional understanding of the I/O pins.

#### **Programming Considerations**

Within the user program, one of the first things to consider is port initialisation. After a reset, all of the I/O data and port control registers will be set high. This means that all I/O pins will default to an input state, the level of which depends on the other connected circuitry and whether pull-high options have been selected. If the port control registers, PAC, PBC, PDC and PGC, are then programmed to setup some pins as outputs, these output pins will have an initial high output value unless the associated port data registers, PA, PB, PD and PG, are first programmed. Selecting which pins are inputs and which are outputs can be achieved byte-wide by loading the correct values into the appropriate port control register or by programming individual bits in the port control register using the "SET [m].i" and "CLR [m].i" instructions. Note that when using these bit control instructions, a read-modify-write operation takes place. The microcontroller must first read in the data on the entire port, modify it to the required new bit values and then rewrite this data back to the output ports.

Port A has the additional capability of providing wake-up functions. When the device is in the Power Down Mode, various methods are available to wake the device up.



One of these is a high to low transition of any of the Port A pins. Single or multiple pins on Port A can be setup to have this function.


Any unbonded out pins in the smaller packages should be either setup as outputs, or if setup as inputs, then pull high resistors should be connected to reduce the possibility of floating inputs increasing power consumption.

## **Timer/Event Counters**


The provision of timers form an important part of any microcontroller, giving the designer a means of carrying out time related functions. The device contains two 8-bit count up timers. With three different operating modes, the timers can be configured to operate as a general timer, an external event counter or as a Pulse Width Measurement device. The provision of an internal 8-stage prescaler for one Timer/Event counters gives added range to that timer.

There are two types of registers related to the Timer/Event Counters. The first type are the registers that contain the actual timer value of the timer and into which an initial value can be preloaded. These registers have the names TMR0 and TMR1. Reading from these





8-bit Timer/Event Counter 0 Structure



8-bit Timer/Event Counter 1 Structure

registers retrieves the contents of the respective Timer/Event Counter. The second type of associated register are the timer control registers which defines the timer options and determines how the Timer/Event Counter is to be used. These registers have the names TMR0C and TMR1C. The device can have the timer clock configured to come from the internal clock source. In addition, the timer clock source can also be configured to come from an external timer pin.


# Configuring the Timer/Event Counter Input Clock Source

The internal timer's clock can originate from two sources, the internal clock source or the external timer pin. The internal clock input timer source is used when the timer is in the timer mode or in the Pulse Width Measurement mode. For Timer/Event Counter 0, the system clock timer source is first divided by a prescaler, the division ratio of which is conditioned by the timer control register bits PSC2~PSC0.


An external clock source is used when the timer is in the event counting mode, the clock source being provided on the external timer pin, TMR0 or TMR1, depending upon which timer is used. Depending upon the condition of the T0E or T1E bit, each high to low, or low to high transition on the external timer pin will increment the counter by one.

## Timer Registers – TMR0, TMR1


The timer registers are special function register location within the special purpose RAM Data Memory and is the location where the actual timer value is stored. These registers have the names TMR0 and TMR1. The value in the timer registers increases by one each time an internal clock pulse is received or an external transition occurs on the external timer pin. The timer will count from the initial value loaded by the preload register to the full count value of FFH at which point the timer overflows and an internal interrupt signal generated. The timer value will then be reset with the initial preload register value and continue counting. To achieve a maximum full range count of FFH the preload register must first be cleared to all zeros. It should be noted that after power-on the preload register will be in an unknown condition. Note that if the Timer/Event Counter is switched off and data is written to its preload register, this data will be immediately written into the actual timer register. However, if the Timer/Event Counter is enabled and counting, any new data written into the preload register during this period will remain in the preload register and will only be written into the actual counter the next time an overflow occurs.











Timer/Event Counter 1 Control Register



# HT45F0V/HT45F0VP

#### Timer Control Register - TMR0C, TMR1C

The flexible features of the Holtek microcontroller Timer/ Event Counters enable them to operate in three different modes, the options of which are determined by the contents of their respective control register. The device contains a single timer control register for each Timer/Event Counter known as TMR0C and TMR1C. It is the timer control register together with its corresponding timer register that control the full operation of the Timer/Event Counters. Before the timers can be used, it is essential that the appropriate timer control register is fully programmed with the right data to ensure its correct operation, a process that is normally carried out during program initialisation.

To choose which of the three modes the timer is to operate in, either in the timer mode, the event counting mode or the Pulse Width Measurement mode, bits 7 and 6 of the Timer Control Register, which are known as the bit pair TOM1/TOM0 and T1M1/T1M0, depending upon which timer is used, must be set to the required logic levels. The timer-on bit, which is bit 4 of the Timer Control Register and known as TOON or T1ON, depending upon which timer is used, provides the basic on/off control of the respective timer. Setting the bit high allows the Timer/Event Counter to run, clearing the bit stops it running.

Timer/Event Counter 0 also contains a prescaler function, with bits 0~2 of its Timer Control Register determining the division ratio of the input clock. The prescaler bit settings have no effect if an external clock source is used. If the timer is in the Event Count or Pulse Width Measurement mode, the active transition edge level type is selected by the logic level of bit 3 of the Timer Control Register which is known as T0E or T1E, depending upon which Timer/Event Counter is used.

#### **Configuring the Timer Mode**

In this mode, the Timer/Event Counters can be utilized to measure fixed time intervals, providing an internal interrupt signal each time the counter overflows. To operate in this mode, the Operating Mode Select bit pair in the appropriate Timer Control Register must be set to the correct value as shown.

Control Register Operating Mode Select Bits for the Timer Mode

Bit7	Bit6	
1	0	

In this mode the internal clock,  $f_{SYS}$  or  $f_{SYS}/4$ , is used as the Timer/Event Counter clock, depending upon which Timer/Event Counter is being used. However for Timer/Event Counter 0, this clock source is further divided by a prescaler, the value of which is determined by the Prescaler Rate Select bits, which are bits 0~2 in the TMR0C Timer Control Register. After the other bits in the Timer Control Register have been setup, the enable bit, which is bit 4 of the Timer Control Register, can be set high to enable the Timer/Event Counter to run. Each time an internal clock cycle occurs, the Timer/Event Counter increments by one. When it is full and overflows, an interrupt signal is generated and the Timer/Event Counter will reload the value already loaded into the preload register and continue counting. The interrupt can be disabled by ensuring that the Timer/Event Counter Interrupt Enable bit in the Interrupt Control Register, is reset to zero.

#### **Configuring the Event Counter Mode**

In this mode, a number of externally changing logic events, occurring on the external timer pins, can be recorded by the Timer/Event Counters. To operate in this mode, the Operating Mode Select bit pair in the appropriate Timer Control Register must be set to the correct value as shown.

Control Register Operating Mode Select Bits for the Event Counter Mode




In this mode the external timer pins are used as the Timer/Event Counter clock source, however it is not divided by the internal prescaler. After the other bits in the appropriate Timer Control Register have been setup, the enable bit, which is bit 4 of the Timer Control Register, can be set high to enable the Timer/Event Counter to run. If the Active Edge Select bit, which is bit 3 of the appropriate Timer Control Register, is low, the Timer/Event Counter will increment each time the associated external timer pin receives a low to high transition. If the Active Edge Select bit is high, the Timer/Event Counter will increment each time the external timer pin receives a high to low transition. When it is full and overflows, an interrupt signal is generated and the Timer/Event Counter will reload the value already loaded into the preload register and continue counting. The interrupt can be disabled by ensuring that the associated Timer/Event Counter Interrupt Enable bit in the Interrupt Control Register. is reset to zero.

As the external timer pins are shared with I/O pins, to ensure that the pin is configured to operate as an event counter input pin, two things have to happen. The first is to ensure that the Operating Mode Select bits in the Timer Control Register place the Timer/Event Counter in the Event Counting Mode, the second is to ensure that the port control register configures the pin as an input. It should be noted that in the event counting mode, even if

External Event					
Increment Timer Counter	Timer+1		Timer+2		Timer+3
Event Counter Mode Timing Chart					

Rev. 1.00



Prescaler Output is sampled at every falling edge of T1.

**Pulse Width Measure Mode Timing Chart** 

the microcontroller is in the Power Down Mode, the Timer/Event Counter will continue to record externally changing logic events on the timer input pin. As a result when the timer overflows it will generate a timer interrupt and corresponding wake-up source.

#### **Configuring the Pulse Width Measurement Mode**

In this mode, the Timer/Event Counters can be utilised to measure the width of external pulses applied to the external timer pins. To operate in this mode, the Operating Mode Select bit pair in the appropriate Timer Control Register must be set to the correct value as shown.

Control Register Operating Mode	Bit7	Bit6
Select Bits for the Pulse Width		
Measurement Mode	1	1

In this mode the internal clock,  $f_{SYS}$  or  $f_{SYS}/4$ , is used as the Timer/Event Counter clock, depending upon which Timer/Event Counter is being used. However for Timer/Event Counter 0, this clock source is further divided by a prescaler, the value of which is determined by the Prescaler Rate Select bits, which are bits 0~2 in the TMR0C Timer Control Register. After the other bits in the appropriate Timer Control Register have been setup, the enable bit, which is bit 4 of the Timer Control Register, can be set high to enable the Timer/Event Counter, however it will not actually start counting until an active edge is received on the external timer pin.

If the Active Edge Select bit, which is bit 3 of the Timer Control Register, is low, once a high to low transition has been received on the related external timer pin, the Timer/Event Counter will start counting until the external timer pin returns to its original high level. At this point the enable bit will be automatically reset to zero and the Timer/Event Counter will stop counting. If the Active Edge Select bit is high, the Timer/Event Counter will begin counting once a low to high transition has been received on the external timer pin and stop counting when the external timer pin returns to its original low level. As before, the enable bit will be automatically reset to zero and the Timer/Event Counter will stop counting. It is important to note that in the Pulse Width Measurement Mode, the enable bit is automatically reset to zero when the external control signal on the external timer pin returns to its original level, whereas in the other two modes the enable bit can only be reset to zero under program control.

The residual value in the Timer/Event Counter, which can now be read by the program, therefore represents the length of the pulse received on the external timer pin. As the enable bit has now been reset, any further transitions on the external timer pin will be ignored. Not until the enable bit is again set high by the program can the timer begin further pulse width measurements. In this way, single shot pulse measurements can be easily made.

It should be noted that in this mode the Timer/Event Counters are controlled by logical transitions on the external timer pins and not by the logic level. When the Timer/Event Counter is full and overflows, an interrupt signal is generated and the Timer/Event Counter will reload the value already loaded into the preload register and continue counting. The interrupt can be disabled by ensuring that the Timer/Event Counter Interrupt Enable bit in the Interrupt Control Register is reset to zero.


As the external timer pins are shared with I/O pins, to ensure that the pins are configured to operate as pulse width measurement pins, two things have to happen. The first is to ensure that the Operating Mode Select bits in the appropriate Timer Control Register place the related Timer/Event Counter in the Pulse Width Measurement Mode. The second is to ensure that the port control register configures the related timer pin as an input.

#### **Programmable Frequency Divider – PFD**

The programmable frequency divider, provides a means of producing a variable frequency output suitable for applications that require a precise frequency generator.

The PFD output is pin-shared with the I/O pin PA3. The PFD function is selected via configuration option, however, if not selected, the pin can operate as a normal I/O pin. The timer overflow signal from either Timer/Event Counter, selected via configuration option, can be the clock source for the PFD circuit. The output frequency is controlled by loading the required values into the timer registers and programming the prescaler bits to give the required division ratio. The counter, driven by the system clock which is divided by the prescaler value, will begin to count-up from this preload register value until





PFD Output Control

full, at which point an overflow signal is generated, causing the PFD output to change state. The counter will then be automatically reloaded with the preload register value and continue counting-up.

For the PFD output to function, it is essential that the corresponding bit of the Port A control register PAC bit 3 is setup as an output. If setup as an input the PFD output will not function, however, the pin can still be used as a normal input pin. The PFD output will only be activated if bit PA3 is set to "1". This output data bit is used as the on/off control bit for the PFD output. Note that the PFD output will be low if the PA3 output data bit is cleared to "0".

Using this method of frequency generation, and if a crystal oscillator is used for the system clock, very precise values of frequency can be generated.

#### Prescaler

Timer/Event Counter 0 possesses a prescaler. Bits 0~2 of the Timer Control Register, TMR0C, named PSC0~PSC2, define the pre-scaling stages of the internal clock source of Timer/Event Counter 0.

## I/O Interfacing

The Timer/Event Counters, when configured to run in the event counter or pulse width measurement mode, require the use of external timer pins for correct operation. As these pins are shared pins they must be configured correctly to ensure they are setup for use as Timer/Event Counter inputs and not as normal I/O pins. This is implemented by ensuring that the mode select bits in the Timer/Event Counter control register, select either the event counter or pulse width measurement mode. Additionally the Port Control Register bit for the external timer pins must be set high to ensure that the pins are setup as inputs. Any pull-high resistor configuration option on these pins will remain valid even if the pin is used as a Timer/Event Counter input.

## **Programming Considerations**

When configured to run in the timer mode, the internal system clock is used as the timer clock source and is therefore synchronised with the overall operation of the microcontroller. In this mode, when the appropriate timer register is full, the microcontroller will generate an internal interrupt signal directing the program flow to the respective internal interrupt vector. For the pulse width measurement mode, the internal system clock is also used as the timer clock source but the timer will only run when the correct logic condition appears on the external timer input pin. As this is an external event and not synchronised with the internal timer clock, the microcontroller will only see this external event when the next timer clock pulse arrives. As a result, there may be small differences in measured values requiring programmers to take this into account during programming. The same applies if the timer is configured to be in the event counting mode, which again is an external event and not synchronised with the internal system or timer clock.

When the Timer/Event Counter is read, or if data is written to the preload register, the clock is inhibited to avoid errors, however as this may result in a counting error, this should be taken into account by the programmer. Care must be taken to ensure that the timers are properly initialised before using them for the first time. The associated timer enable bits in the interrupt control register must be properly set otherwise the internal interrupt associated with the timer will remain inactive. The edge select, timer mode and clock source control bits in timer control register must also be correctly set to ensure the timer is properly configured for the required application. It is also important to ensure that an initial value is first loaded into the timer registers before the timer is switched on; this is because after power-on the initial values of the timer registers are unknown. After the timer has been initialised the timer can be turned on and off by controlling the enable bit in the timer control register. Note that setting the timer enable bit high to turn the timer on, should only be executed after the timer mode bits have been properly setup. Setting the timer enable bit high together with a mode bit modification, may lead to improper timer operation if executed as a single timer control register byte write instruction.

When the Timer/Event counter overflows, its corresponding interrupt request flag in the interrupt control register will be set. If the timer interrupt is enabled this will in turn generate an interrupt signal. However irrespective of whether the interrupts are enabled or not, a



Timer/Event counter overflow will also generate a wake-up signal if the device is in a Power-down condition. This situation may occur if the Timer/Event Counter is in the Event Counting Mode and if the external signal continues to change state. In such a case, the Timer/Event Counter will continue to count these external events and if an overflow occurs the device will be woken up from its Power-down condition. To prevent such a wake-up from occurring, the timer interrupt request flag should first be set high before issuing the HALT instruction to enter the Power Down Mode.

## Timer Program Example

This program example shows how the Timer/Event Counter registers are setup, along with how the interrupts are enabled and managed. Note how the Timer/Event Counter is turned on, by setting bit 4 of the Timer Control Register 0. Timer/Event Counter 0 can be turned off in a similar way by clearing the same bit. This example program sets the Timer/Event Counter 0 to be in the timer mode, which uses the internal system clock as the clock source.

org 04h	; external interrupt vector
reti org 08h jmp tmrint0 :	; Timer/Event Counter 0 interrupt vector ; jump here when Timer/Event Counter 0 overflows
org 20h ;internal Timer/Eve tmrint0:	; main program ent Counter 0 interrupt routine
:	
; Timer/Event Count	er O main program placed here
:	
reti	
:	
:	
begin:	
	;setup Timer registers
mov a,09bh	; setup Timer preload value
mov tmr0,a;	
mov a,081h	; setup Timer control register
mov tmrc0,a	; timer mode and prescaler set to /2
; setup interrupt r	egister
mov a,005h mov intc0,a	; enable Master and Timer/Event Counter 0 interrupt
set tmr0c.4	; start Timer/Event Counter O - note mode bits must be previously setup

# **Pulse Width Modulator**

Depending upon which package type is chosen, the device contains one or two Pulse Width Modulation, PWM, outputs, known as PWM0 and PWM1. Useful for such applications such as motor speed control, the PWM function provides an output with a fixed frequency but with a duty cycle that can be varied by setting particular values into the corresponding PWM0 or PWM1 register.

Channels	PWM	Output	Register
	Mode	Pins	Name
2	6+2 or	PD0	PWM0
	7+1	PA7	PWM1

Two registers, located in the RAM Data Memory are assigned to the Pulse Width Modulator and are known as PWM0 and PWM1. It is in these register that the 8-bit value, which represents the overall duty cycle of one modulation cycle of the output waveform, should be placed. To increase the PWM modulation frequency, each modulation cycle is modulated into two or four individual modulation sub-sections, known as the 7+1 mode or the 6+2 mode respectively. The device can choose which mode to use by selecting the appropriate configuration option. Note that it is only necessary to write the required modulation value into the corresponding PWM0 or PWM1 register as the subdivision of the waveform into its sub-modulation cycles is implemented automatically within the microcontroller hardware. The PWM clock source is the system clock f<sub>SYS</sub>.

This method of dividing the original modulation cycle into a further 2 or 4 sub-cycles enables the generation of higher PWM frequencies, which allow a wider range of applications to be served. As long as the periods of the generated PWM pulses are less than the time constants of the load, the PWM output will be suitable as such long time constant loads will average out the pulses of the PWM output. The difference between what is known as the PWM cycle frequency and the PWM modulation frequency should be understood. As the PWM clock is the system clock, f<sub>SYS</sub>, and as the PWM value is 8-bits wide, the overall PWM cycle frequency is f<sub>SYS</sub>/256. However, when in the 7+1 mode of operation, the PWM modulation frequency will be f<sub>SYS</sub>/128, while the PWM modulation frequency for the 6+2 mode of operation will be f<sub>SYS</sub>/64.

#### 6+2 PWM Mode

Each full PWM cycle, as it is controlled by an 8-bit PWM, PWM0 or PWM1 register, has 256 clock periods. However, in the 6+2 PWM Mode, each PWM cycle is subdivided into four individual sub-cycles known as modulation cycle 0~modulation cycle 3, denoted as "i" in the table. Each one of these four sub-cycles contains 64 clock cycles. In this mode, a modulation frequency increase by a factor of four is achieved. The 8-bit PWM register value, which represents the overall duty cycle of the PWM waveform, is divided into two groups. The first group which consists of bit2~bit7 is denoted here as the DC value. The second group which consists of bit0~bit1 is known as the AC value. In the 6+2 PWM mode, the duty cycle value of each of the four modulation sub-cycles is shown in the following table.

Parameter	AC (0~3)	DC (Duty Cycle)
Modulation cycle i (i=0~3)	i <ac< td=""><td>DC+1 64</td></ac<>	DC+1 64
	i>AC	
		64

6+2 Moo	de Modu	lation Cy	cle Values
---------	---------	-----------	------------

The following diagram illustrates the waveforms associated with the 6+2 mode of PWM operation. It is important to note how the single PWM cycle is subdivided into 4 individual modulation cycles, numbered from 0~3 and how the AC value is related to the PWM value.

#### 7+1 PWM Mode

Each full PWM cycle, as it is controlled by an 8-bit PWM register, has 256 clock periods. However, in the 7+1 PWM mode, each PWM cycle is subdivided into two individual sub-cycles known as modulation cycle 0 ~ modulation cycle 1, denoted as "i" in the table. Each one of these two sub-cycles contains 128 clock cycles. In this mode, a modulation frequency increase of two is achieved. The 8-bit PWM register value, which represents the overall duty cycle of the PWM waveform, is divided into two groups. The first group which consists of bit1~bit7 is denoted here as the DC value. The second group which consists of bit0 is known as the AC value. In the 7+1 PWM mode, the duty cycle value of each of the two modulation sub-cycles is shown in the following table.

Parameter	AC (0~1)	DC (Duty Cy- cle)	
Modulation cycle	i <ac< td=""><td>DC+1 128</td></ac<>	DC+1 128	
(i=0~1)	i≥AC	DC 128	

7+1 Mode Modulation Cycle Values

The following diagram illustrates the waveforms associated with the 7+1 mode of PWM operation. It is important to note how the single PWM cycle is subdivided into 2 individual modulation cycles, numbered 0 and 1 and how the AC value is related to the PWM value.



#### **PWM Output Control**

PWM Modulation Frequency	PWM Cycle Frequency	PWM Cycle Duty
f <sub>SYS</sub> /64	f <sub>SYS</sub> /256	(PWM register value)/256


The PWM0 output is shared with pin PD0 and the PWM1 output is shared with PA7, however note that the PWM0 output is not available on all package types. To operate as a PWM output and not as I/O pins, the correct PWM configuration option must be selected. A "0" must also be written to the corresponding bit in the I/O port control register, PAC.7 or PDC.0, to ensure that the corresponding PWM0 or PWM1 output pin is setup as

an output. After these two initial steps have been carried out, and of course after the required PWM value has been written into the PWM0 or PWM1 register, writing a "1" to the corresponding PA.7 or PD.0 bit in the PA or PD output data register will enable the PWM data to appear on the pin. Writing a "0" to the bit will disable the PWM output function and force the output low. In this way, the Port A and Port D data output register bits, PA.7 and PD.0, can be used as an on/off control for the PWM function. Note that if the configuration options have selected the PWM function, but a "1" has been written to its corresponding bit in the PAC and PDC control register to configure the pin as an input, then the pin can still function as a normal input line, with pull-high resistor options.

### **PWM Programming Example**


The following sample program shows how the PWM output is setup and controlled. Before use the corresponding PWM output configuration options must first be selected.

mov a,64h	; setup PWMO value of 100 decimal which is 64H
mov pwm0,a	
clr pdc.0	; setup pin PDO as an output
set pd.0	; PD.0=1; enable the PWM output
: :	
: :	
clr pd.0	; disable the PWM output - PDO will remain low



# 





7+1 Mode PWM Register

## Analog to Digital Converter

The need to interface to real world analog signals is a common requirement for many electronic systems. However, to properly process these signals by a microcontroller, they must first be converted into digital signals by A/D converters. By integrating the A/D conversion electronic circuitry into the microcontroller, the need for external components is reduced significantly with the corresponding follow-on benefits of lower costs and reduced component space requirements.

#### A/D Overview

The device contains a 4-channel analog to digital converter which can directly interface to external analog signals, such as that from sensors or other control signals and convert these signals directly into either a 9-bit digital value. Note that some package types may have less than 4 A/D channels.

Input Channels	<b>Conversion Bits</b>	Input Pins
4	9	PB0~PB3

The accompanying block diagram shows the overall internal structure of the A/D converter, together with its associated registers.

#### A/D Converter Data Registers – ADRL, ADRH

The device, which has a 9-bit A/D converter, requires two data registers, a high byte register, known as ADRH, and a low byte register, known as ADRL. After the conversion process takes place, these registers can be directly read by the microcontroller to obtain the digitised conversion value. Only the high byte register, ADRH, utilises its full 8-bit contents. The low byte register utilises only 1 bit of its 8-bit contents as it contains only the lowest bit of the 9-bit converted value.

DC value

In the following tables, D0~D8 are the A/D conversion data result bits.

Register	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
ADRL	D0	_	_	_	_	_	_	_
ADRH	D8	D7	D6	D5	D4	D3	D2	D1


#### A/D Data Registers

#### A/D Converter Control Register – ADCR

To control the function and operation of the A/D converter, a control register known as ADCR is provided. This 8-bit register defines functions such as the selection of which analog channel is connected to the internal A/D converter, which pins are used as analog inputs and which are used as normal I/Os as well as controlling the start function and monitoring the A/D converter end of conversion status.

One section of this register contains the bits ACS2~ACS0 which define the channel number. As each of the devices contains only one actual analog to digital converter circuit, each of the individual 4 analog inputs must be routed to the converter. It is the function of the ACS2~ACS0 bits in the ADCR register to determine which analog channel is actually connected to the inter-





A/D Converter Control Register

nal A/D converter. Note that the ACS2 bit must always be assigned a zero value.

The ADCR control register also contains the PCR2~PCR0 bits which determine which pins on Port B are used as analog inputs for the A/D converter and which pins are to be used as normal I/O pins. If the 3-bit address on PCR2~PCR0 has a value of "100" or higher, then all four pins, namely AN0, AN1, AN2 and AN3 will all be set as analog inputs. Note that if the PCR2~PCR0 bits are all set to zero, then all the Port B pins will be setup as normal I/Os and the internal A/D converter circuitry will be powered off to reduce the power consumption.

The START bit in the ADCR register is used to start and reset the A/D converter. When the microcontroller sets this bit from low to high and then low again, an analog to digital conversion cycle will be initiated. When the START bit is brought from low to high but not low again, the EOCB bit in the ADCR register will be set to a "1" and the analog to digital converter will be reset. It is the START bit that is used to control the overall on/off operation of the internal analog to digital converter.


The EOCB bit in the ADCR register is used to indicate when the analog to digital conversion process is complete. This bit will be automatically set to "0" by the microcontroller after a conversion cycle has ended. In addition, the corresponding A/D interrupt request flag will be set in the interrupt control register, and if the interrupts are enabled, an appropriate internal interrupt signal will be generated. This A/D internal interrupt signal will direct the program flow to the associated A/D internal interrupt is disabled, the microcontroller can be used to poll the EOCB bit in the ADCR register to check whether it has been cleared as an alternative method of detecting the end of an A/D conversion cycle.

#### A/D Converter Clock Source Register – ACSR

The clock source for the A/D converter, which originates from the system clock  $f_{SYS}$ , is first divided by a division ratio, the value of which is determined by the ADCS1 and ADCS0 bits in the ACSR register.







A/D Converter Clock Source Register

Although the A/D clock source is determined by the system clock  $f_{SYS}$ , and by bits ADCS1 and ADCS0, there are some limitations on the maximum A/D clock source speed that can be selected. As the minimum value of permissible A/D clock period,  $t_{AD}$ , is  $0.5\mu$ s, care must be taken for system clock speeds in excess of 4MHz. For system clock speeds in excess of 4MHz. For system clock speeds in excess of 4MHz, the ADCS1 and ADCS0 bits should not be set to "00". Doing so will give A/D clock periods that are less than the minimum A/D clock period which may result in inaccurate A/D conversion values. Refer to the following table for examples, where values marked with an asterisk \* show where, depending upon the device, special care must be taken, as the values may be less than the specified minimum A/D Clock Period.

## A/D Input Pins

All of the A/D analog input pins are pin-shared with the I/O pins on Port B. Bits PCR0~PCR2 in the ADCR register, not configuration options, determine whether the input pins are setup as normal Port B input/output pins or

whether they are setup as analog inputs. In this way, pins can be changed under program control to change their function from normal I/O operation to analog inputs and vice versa. Pull-high resistors, which are setup through configuration options, apply to the input pins only when they are used as normal I/O pins, if setup as A/D inputs the pull-high resistors will be automatically disconnected. Note that it is not necessary to first setup the A/D pin as an input in the PBC port control register to enable the A/D input as when the PCR2~PCR0 bits enable an A/D input, the status of the port control register will be overridden. The VDD power supply pin is used as the A/D converter reference voltage, and as such analog inputs must not be allowed to exceed this value. Appropriate measures should also be taken to ensure that the VDD pin remains as stable and noise free as possible.

	A/D Clock Period (t <sub>AD</sub> )					
fsys	ADCS1, ADCS0=00 (f <sub>SYS</sub> /2)	ADCS1, ADCS0=01 (f <sub>SYS</sub> /8)	ADCS1, ADCS0=10 (f <sub>SYS</sub> /32)	ADCS1, ADCS0=11		
1MHz	2μs	8μs	32µs	Undefined		
2MHz	1μs	4µs	16µs	Undefined		
4MHz	500ns*	2μs	8µs	Undefined		
8MHz	250ns*	1μs	4μs	Undefined		

A/D Clock Period Examples



#### Initialising the A/D Converter

The internal A/D converter must be initialised in a special way. Each time the Port B A/D channel selection bits are modified by the program, the A/D converter must be re-initialised. If the A/D converter is not initialised after the channel selection bits are changed, the EOCB flag may have an undefined value, which may produce a false end of conversion signal. To initialise the A/D converter after the channel selection bits have changed, then, within a time frame of one to ten instruction cycles, the START bit in the ADCR register must first be set high and then immediately cleared to zero. This will ensure that the EOCB flag is correctly set to a high condition.

#### Summary of A/D Conversion Steps

The following summarises the individual steps that should be executed in order to implement an A/D conversion process.

Step 1

Select the required A/D conversion clock by correctly programming bits ADCS1 and ADCS0 in the ACSR register.

• Step 2

Select which channel is to be connected to the internal A/D converter by correctly programming the ACS2~ACS0 bits which are also contained in the ADCR register.

 Step 3 Select which pins on Port B are to be used as A/D inputs and configure them as A/D input pins by correctly programming the PCR2~PCR0 bits in the ADCR register. Note that this step can be combined with Step 2 into a single ADCR register programming operation.

Step 4

If the interrupts are to be used, the interrupt control registers must be correctly configured to ensure the A/D converter interrupt function is active. The master interrupt control bit, EMI, in the INTC interrupt control register must be set to "1" and the A/D converter interrupt bit, EADI, in the INTC register must also be set to "1".

Step 5

The analog to digital conversion process can now be initialised by clearing ADONB to "0" and setting the START bit in the ADCR register from "0" to "1" and then to "0" again. Note that this bit should have been originally set to "0".

• Step 6

To check when the analog to digital conversion process is complete, the EOCB bit in the ADCR register can be polled. The conversion process is complete when this bit goes low. When this occurs the A/D data registers ADRL and ADRH can be read to obtain the conversion value. As an alternative method if the interrupts are enabled and the stack is not full, the program can wait for an A/D interrupt to occur.

Note: When checking for the end of the conversion process, if the method of polling the EOCB bit in the ADCR register is used, the interrupt enable step above can be omitted.

The following timing diagram shows graphically the various stages involved in an analog to digital conversion process and its associated timing.

The setting up and operation of the A/D converter function is fully under the control of the application program as there are no configuration options associated with the A/D converter. After an A/D conversion process has been initiated by the application program, the microcontroller internal hardware will begin to carry out the conversion, during which time the program can continue with other functions. The time taken for the A/D conversion is  $13t_{AD}$  where  $t_{AD}$  is equal to the A/D clock period.

## **Programming Considerations**

When programming, special attention must be given to the A/D channel selection bits in the ADCR register. If these bits are all cleared to zero no external pins will be selected for use as A/D input pins allowing the pins to be used as normal I/O pins. When this happens the power supplied to the internal A/D circuitry will be reduced resulting in a reduction of supply current. This ability to reduce power by turning off the internal A/D function by clearing the A/D channel selection bits may be an important consideration in battery powered applications.

Another important programming consideration is that when the A/D channel selection bits change value, the A/D converter must be re-initialised. This is achieved by pulsing the START bit in the ADCR register immediately after the channel selection bits have changed state. The exception to this is where the channel selection bits are all cleared, in which case the A/D converter is not required to be re-initialised.

#### A/D Programming Example

The following two programming examples illustrate how to setup and implement an A/D conversion. In the first example, the method of polling the EOCB bit in the ADCRregister is used to detect when the conversion cycle is complete, whereas in the second example, the A/D interrupt is used to determine when the conversion is complete.



# Example: using an EOCB polling method to detect the end of conversion

	CIT	EADI	; disable ADC interrupt
	mov	a,0000001B	
	mov	ACSR,a	; setup the ACSR register to select f <sub>sys</sub> /8 as
		·	; the A/D clock
	mov	a,00100000B	; setup ADCR register to configure Port PB0~PB3
	IIIO V	a,00100000b	
			; as A/D inputs
	mov	ADCR,a	; and select ANO to be connected to the A/D
			; converter
		:	
		:	; As the Port B channel bits have changed the
		•	
			; following START
			; signal (0-1-0) must be issued within 10
			; instruction cycles
		:	
Sta	irt co	nversion:	
	clr	START	
		START	; reset A/D
		START	; start A/D
			, Start A/D
POI	ling_	•	
	SZ	EOCB	; poll the ADCR register EOCB bit to detect end
			; of A/D conversion
	jmp	polling EOC	; continue polling
		a,ADRL	; read low byte conversion result value
		adrl buffer,a	; save result to user defined register
		a, ADRH	; read high byte conversion result value
	mov	adrh_buffer,a	; save result to user defined register
		:	
	jmp	start conversion	; start next A/D conversion
	5 2	—	
Eva	mplo: i	ising the interrupt method	to detect the end of conversion
EXd	•	•	
	clr	EADI	; disable ADC interrupt
	mov	a,0000001B	
	mov	ACSR,a	; setup the ACSR register to select fSYS/8 as
			; the A/D clock
			, che h, b eroek
		- 00100000	
	mov	a,00100000B	; setup ADCR register to configure Port PB0~PB3
			; as A/D inputs
	mov	ADCR,a	; and select ANO to be connected to the A/D
		:	
			; As the Port B channel bits have changed the
			; following START signal(0-1-0) must be issued
			; within 10 instruction cycles
		:	
Sta	irt_co	nversion:	
	clr	START	
	set	START	; reset A/D
		START	; start A/D
		ADF	; clear ADC interrupt request flag
		EADI	; enable ADC interrupt
	set	EMI	; enable global interrupt
		:	
		:	
		:	
• 7	DC int	·	
		errupt service routi	lne
ADC	_ISR:		
	mov	acc_stack,a	; save ACC to user defined memory
	mov	a,STATUS	
	mov	status stack,a	; save STATUS to user defined memory
			, , stilles to beel setting monory
		a,ADRL	; read low byte conversion result value
	mov	adrl_buffer,a	; save result to user defined register
	mov	a,ADRH	; read high byte conversion result value
	mov	adrh buffer,a	; save result to user defined register
		:	
		•	




```
:
EXIT_INT_ISR:
mov a,status_stack
mov STATUS,a
mov a,acc_stack
reti
```

; restore STATUS from user defined memory ; restore ACC from user defined memory

#### **A/D Transfer Function**

As the device contain a 9-bit A/D converter, its full-scale converted digitised value is equal to 1FFH. Since the full-scale analog input value is equal to the VDD voltage, this gives a single bit analog input value of  $V_{DD}$ /512. The diagram show the ideal transfer function between the analog input value and the digitised output value for the A/D converter.

Note that to reduce the quantisation error, a 0.5 LSB offset is added to the A/D Converter input. Except for the digitised zero value, the subsequent digitised values will change at a point 0.5 LSB below where they would change without the offset, and the last full scale digitised value will change at a point 1.5 LSB below the V<sub>DD</sub> level.




35



## Comparator

There is a single Comparator function integrated within the device. The comparator is a low power type whose input and output pins are shared with other I/O pins. The positive and negative comparator input pins, CVINP and CVINN are shared with I/O pins PA0 and PA1, while the output pin, COUT, is shared with I/O pin PA2.



#### **Comparator Operation**

Overall control of the comparator is implemented by software using the internal MISC register in the RAM Data Memory. This register controls the comparator overall enable/disable function and its output pin enable. There are no configuration options for the comparator function.

The CMPEN bit is the overall enable/disable bit for the comparator. Setting the CMPEN bit to zero will disable the comparator function allowing pins PA0, PA1 and PA2 to retain their normal I/O function. Setting the


CMPEN bit high will enable the comparator, allowing the CVINP and CVINN pins to be used as comparator inputs. Here the PA port data register bits for PA0 and PA1 can now no longer be used and any internal pull high resistors connected to these pins will be automatically disconnected. The comparator output pin, COUT, will only be enabled if the COUTEN bit is also set high. This will also disable the output function of PA2. If the COUTEN bit is set to zero, the comparator output status can still be monitored by reading the PA port data register bit PA2. The read only CMPOP bit can also be used to read the comparator output status irrespective of the condition of the COUTEN bit.

### **Programming Considerations**

Although the comparator is a low power type and is designed to consume extremely little power, if the comparator is enabled, a limited amount of power will still be consumed. For this reason, if the application does not require its use, it is recommended that the comparator function is disabled. This is especially important in battery applications where power consumption is usually an important factor.

Also note that as the MISC register is also used to setup the external interrupt active edge transition, care must be exercised when writing data to this register so as not to upset the original interrupt setup.

CMPEN	COUTEN	PA0, PA1, PA2 status	
0	х	Normal I/O pins	
1	0	PA0, PA1 - comparator inputs PA2 - normal I/O	
1	1	PA0, PA1 - comparator input PA2 - comparator output PA2 can also read the Comparator output status.	





## Interrupts

Interrupts are an important part of any microcontroller system. When an external event or an internal function such as a Timer/Event Counter or an A/D converter requires microcontroller attention, their corresponding interrupt will enforce a temporary suspension of the main program allowing the microcontroller to direct attention to their respective needs. The device contains a single external interrupt and several internal interrupts functions. The external interrupt is controlled by the action of the external INT pin, while the internal interrupts are controlled by the Timer/Event Counter overflow, the A/D converter and the EEPROM write functions.

### Interrupt Register

Overall interrupt control, which means interrupt enabling and request flag setting, is controlled by a two registers, INTC0 and INTC1, which are located in the RAM Data Memory. By controlling the appropriate enable bits in these registers each individual interrupt can be enabled or disabled. Also when an interrupt occurs, the corresponding request flag will be set by the microcontroller. The global enable flag if cleared to zero will disable all interrupts.


### **Interrupt Operation**

A Timer/Event Counter overflow, an end of A/D conversion, an EEPROM write operation, or the external interrupt line being pulled low will all generate an interrupt request by setting their corresponding request flag, if their

appropriate interrupt enable bit is set. When this happens, the Program Counter, which stores the address of the next instruction to be executed, will be transferred onto the stack. The Program Counter will then be loaded with a new address which will be the value of the corresponding interrupt vector. The microcontroller will then fetch its next instruction from this interrupt vector. The instruction at this vector will usually be a JMP statement which will jump to another section of program which is known as the interrupt service routine. Here is located the code to control the appropriate interrupt. The interrupt service routine must be terminated with a RETI statement, which retrieves the original Program Counter address from the stack and allows the microcontroller to continue with normal execution at the point where the interrupt occurred.


The various interrupt enable bits, together with their associated request flags, are shown in the following diagram with their order of priority.

Once an interrupt subroutine is serviced, all the other interrupts will be blocked, as the EMI bit will be cleared automatically. This will prevent any further interrupt nesting from occurring. However, if other interrupt requests occur during this interval, although the interrupt will not be immediately serviced, the request flag will still be recorded. If an interrupt requires immediate servicing while the program is already in another interrupt service routine, the EMI bit should be set after entering the routine, to allow interrupt nesting. If the stack is full, the in-



#### Interrupt Control 0 Register





**Interrupt Structure** 

terrupt request will not be acknowledged, even if the related interrupt is enabled, until the Stack Pointer is decremented. If immediate service is desired, the stack must be prevented from becoming full.

#### Interrupt Priority

Interrupts, occurring in the interval between the rising edges of two consecutive T2 pulses, will be serviced on the latter of the two T2 pulses, if the corresponding interrupts are enabled. In case of simultaneous requests, the following table shows the priority that is applied. These can be masked by resetting the EMI bit.

Interrupt Source	Priority	Vector
External Interrupt	1	04H
Timer/Event Counter 0 Overflow	2	08H
Timer/Event Counter 1 Overflow	3	0CH
A/D Converter Interrupt	4	10H
EEPROM Write Interrupt	5	14H

In cases where both external and internal interrupts are enabled and where an external and internal interrupt occurs simultaneously, the external interrupt will always have priority and will therefore be serviced first. Suitable masking of the individual interrupts using the INTC0 and INTC1 registers can prevent simultaneous occurrences.

### **External Interrupt**

For an external interrupt to occur, the global interrupt enable bit, EMI, and external interrupt enable bit, EEI, must first be set. An actual external interrupt will take place when the external interrupt request flag, EIF, is set, a situation that will occur when a transition, appears on the INT line. The type of edge transition that will trigger the external interrupt is chosen by programming the INTES0 and INTES1 bits in the MISC register and can be either high to low, low to high or both. The external interrupt pin is pin-shared with the I/O pin PA5 and can only be configured as an external interrupt pin if the corresponding external interrupt enable bit in the



INTC register has been set. The pin must also be setup as an input by setting the corresponding PAC.5 bit in the port control register. When the interrupt is enabled, the stack is not full and the correct transition type appears on the external interrupt pin, a subroutine call to the external interrupt vector at location 04H, will take place. When the interrupt is serviced, the external interrupt request flag, EIF, will be automatically reset and the EMI bit will be automatically cleared to disable other interrupts. Note that any pull-high resistor configuration options on this pin will remain valid even if the pin is used as an external interrupt input.

#### **Timer/Event Counter Interrupt**

For a Timer/Event Counter interrupt to occur, the global interrupt enable bit, EMI, and the corresponding timer interrupt enable bit, ET0I or ET1I, must first be set. An actual Timer/Event Counter interrupt will take place when the Timer/Event Counter request flag, T0F or T1F, is set, a situation that will occur when the Timer/Event Counter overflows. When the interrupt is enabled, the stack is not full and a Timer/Event Counter overflow occurs, a subroutine call to the timer interrupt vector at location 08H or 0CH, will take place. When the interrupt is serviced, the timer interrupt request flag, T0F or T1F, will be automatically reset and the EMI bit will be automatically cleared to disable other interrupts.

#### A/D Interrupt

For an A/D interrupt to occur, the global interrupt enable bit, EMI, and the corresponding interrupt enable bit, EADI, must be first set. An actual A/D interrupt will take place when the A/D converter request flag, ADF, is set, a situation that will occur when an A/D conversion process has completed. When the interrupt is enabled, the stack is not full and an A/D conversion process finishes execution, a subroutine call to the A/D interrupt vector at location 10H, will take place. When the interrupt is serviced, the A/D interrupt request flag, ADF, will be automatically reset and the EMI bit will be automatically cleared to disable other interrupts.


#### **EEPROM** Interrupt

For an EEPROM interrupt to occur, the global interrupt enable bit, EMI, and the corresponding interrupt enable bit, EE2I, must be first set. An actual EEPROM interrupt will take place when the EEPROM converter request flag, E2F, is set, a situation that will occur when an EEPROM write process has completed. When the interrupt is enabled, the stack is not full and an EEPROM conversion process finishes execution, a subroutine call to the EEPROM interrupt vector at location 14H, will take place. When the interrupt is serviced, the EEPROM interrupt request flag, E2F, will be automatically reset and the EMI bit will be automatically cleared to disable other interrupts.

#### **Programming Considerations**

By disabling the interrupt enable bits, a requested interrupt can be prevented from being serviced, however, once an interrupt request flag is set, it will remain in this condition in the INTC register until the corresponding interrupt is serviced or until the request flag is cleared by a software instruction.

It is recommended that programs do not use the "CALL subroutine" instruction within the interrupt subroutine. Interrupts often occur in an unpredictable manner or need to be serviced immediately in some applications. If only one stack is left and the interrupt is not well controlled, the original control sequence will be damaged once a "CALL subroutine" is executed in the interrupt subroutine.



### Miscellaneous Control Register – MISC - External Interrupt Edge Selection



All of these interrupts have the capability of waking up the processor when in the Power Down Mode.

Only the Program Counter is pushed onto the stack. If the contents of the register or status register are altered by the interrupt service program, which may corrupt the desired control sequence, then the contents should be saved in advance.

As the MISC register, which is used to setup the external interrupt active edge type, is also used to setup the internal comparator functions, care must be exercised when writing data to this register so as not to upset the original comparator setup.

### **Reset and Initialisation**

A reset function is a fundamental part of any microcontroller ensuring that the device can be set to some predetermined condition irrespective of outside parameters. The most important reset condition is after power is first applied to the microcontroller. In this case, internal circuitry will ensure that the microcontroller, after a short delay, will be in a well defined state and ready to execute the first program instruction. After this power-on reset, certain important internal registers will be set to defined states before the program commences. One of these registers is the Program Counter, which will be reset to zero forcing the microcontroller to begin program execution from the lowest Program Memory address.

In addition to the power-on reset, situations may arise where it is necessary to forcefully apply a reset condition when the microcontroller is running. One example of this is where after power has been applied and the microcontroller is already running, the  $\overline{\text{RES}}$  line is forcefully pulled low. In such a case, known as a normal operation reset, some of the microcontroller registers remain unchanged allowing the microcontroller to proceed with normal operation after the reset line is allowed to return high. Another type of reset is when the Watchdog Timer overflows and resets the microcontroller. All types of reset operations result in different register conditions being setup.

Another reset exists in the form of a Low Voltage Reset, LVR, where a full reset, similar to the  $\overline{\text{RES}}$  reset is implemented in situations where the power supply voltage falls below a certain threshold.


#### **Reset Functions**

There are five ways in which a microcontroller reset can occur, through events occurring both internally and externally:

· Power-on Reset


The most fundamental and unavoidable reset is the one that occurs after power is first applied to the microcontroller. As well as ensuring that the Program Memory begins execution from the first memory address, a power-on reset also ensures that certain other registers are preset to known conditions. All the I/O port and port control registers will power up in a high condition ensuring that all pins will be first set to inputs.

Although the microcontroller has an internal RC reset function, if the VDD power supply rise time is not fast enough or does not stabilise quickly at power-on, the internal reset function may be incapable of providing proper reset operation. For this reason it is recommended that an external RC network is connected to the RES pin, whose additional time delay will ensure that the RES pin remains low for an extended period to allow the power supply to stabilise. During this time delay, normal operation of the microcontroller will be inhibited. After the RES line reaches a certain voltage value, the reset delay time  $t_{RSTD}$  is invoked to provide an extra delay time after which the microcontroller will begin normal operation. The abbreviation SST in the figures stands for System Start-up Timer.




Power-On Reset Timing Chart

For most applications a resistor connected between VDD and the RES pin and a capacitor connected between VSS and the RES pin will provide a suitable external reset circuit. Any wiring connected to the RES pin should be kept as short as possible to minimise any stray noise interference.



**Basic Reset Circuit** 

For applications that operate within an environment where more noise is present the Enhanced Reset Circuit shown is recommended.




**Enhanced Reset Circuit** 

More information regarding external reset circuits is located in Application Note HA0075E on the Holtek website.



• RES Pin Reset

This type of reset occurs when the microcontroller is already running and the RES pin is forcefully pulled low by external hardware such as an external switch. In this case as in the case of other reset, the Program Counter will reset to zero and program execution initiated from this point.



### **RES** Reset Timing Chart


Low Voltage Reset – LVR

The microcontroller contains a low voltage reset circuit in order to monitor the supply voltage of the device, which is selected via a configuration option. If the supply voltage of the device drops to within a range of  $0.9V \sim V_{LVR}$  such as might occur when changing the battery, the LVR will automatically reset the device internally. The LVR includes the following specifications: For a valid LVR signal, a low voltage, i.e., a voltage in the range between  $0.9V \sim V_{LVR}$  must exist for greater than the value  $t_{LVR}$  specified in the A.C. characteristics. If the low voltage state does not exceed 1ms, the LVR will ignore it and will not perform a reset function. The LVR voltage can be chosen via configuration options.

LVR	1
	IRSTD→
SST Time-out	
Internal Reset	

#### Low Voltage Reset Timing Chart

 Watchdog Time-out Reset during Normal Operation The Watchdog time-out Reset during normal operation is the same as a hardware RES pin reset except that the Watchdog time-out flag TO will be set to "1".



WDT Time-out Reset during Normal Operation Timing Chart  Watchdog Time-out Reset during Power Down The Watchdog time-out Reset during Power Down is a little different from other kinds of reset. Most of the conditions remain unchanged except that the Program Counter and the Stack Pointer will be cleared to "0" and the TO flag will be set to "1". Refer to the A.C. Characteristics for t<sub>SST</sub> details.

WDT Time-out	Π
	-tss⊤-►
SST Time-out	

### WDT Time-out Reset during Power Down Timing Chart

#### **Reset Initial Conditions**

The different types of reset described affect the reset flags in different ways. These flags, known as PDF and TO are located in the status register and are controlled by various microcontroller operations, such as the Power Down function or Watchdog Timer.

The reset flags are shown in the table:

то	PDF	RESET Conditions
0	0	RES reset during power-on
u	u	RES or LVR reset during normal operation
1	u	WDT time-out reset during normal operation
1	1	WDT time-out reset during Power Down

Note: "u" stands for unchanged

The following table indicates the way in which the various components of the microcontroller are affected after a power-on reset occurs.

Item Condition After RESE			
Program Counter	Reset to zero		
Interrupts	All interrupts will be disabled		
WDT	Clear after reset, WDT begins counting		
Timer/Event Counter	r Timer Counter will be turned off		
Prescaler	The Timer Counter Prescaler will be cleared		
Input/Output Ports	orts I/O ports will be setup as inputs		
Stack Pointer	Stack Pointer will point to the top of the stack		



The different kinds of resets all affect the internal registers of the microcontroller in different ways. To ensure reliable continuation of normal program execution after a reset occurs, it is important to know what condition the microcontroller is in after a particular reset occurs. The following table describes how each type of reset affects each of the microcontroller internal registers. Note that where more than one package type exists the table will reflect the situation for the larger package type.

Register	Reset (Power-on)	RES or LVR Reset	WDT Time-out (Normal Operation)	WDT Time-out (HALT)
MP0	1 x x x x x x x x	1uuu uuuu	1 u u u u u u u	1uuu uuuu
MP1	1 x x x x x x x x	1uuu uuuu	1uuu uuuu	1uuu uuuu
BP	0	0	0	u
ACC	x x x x x x x x x	uuuu uuuu	uuuu uuuu	uuuu uuuu
PCL	0000 0000	0000 0000	0000 0000	0000 0000
TBLP	x x x x x x x x x	uuuu uuuu	uuuu uuuu	uuuu uuuu
TBLH	xx x x x x x	uu uuuu	uu uuuu	
STATUS		uu uuuu	1u uuuu	_ – 11 uuuu
INTC0	-000 0000	-000 0000	-0000000	-uuu uuuu
INTC1	0000	0000	0000	uuuu
TMR0	x x x x x x x x x	x x x x x x x x x	x x x x x x x x x	uuuu uuuu
TMR0C	00-0 1000	00-0 1000	00-0 1000	uu-u uuuu
TMR1	x x x x x x x x x	x x x x x x x x x	x x x x x x x x x	uuuu uuuu
TMR1C	00-01	00-01	00-01	u u – u    u – – –
MISC	10000	10000	10000	u u – – – u u u
PWM0	x x x x x x x x x	x x x x x x x x x	x x x x x x x x x	uuuu uuuu
PWM1	x x x x x x x x x	x x x x x x x x x	x x x x x x x x x	uuuu uuuu
PA	1111 1111	1111 1111	1111 1111	uuuu uuuu
PAC	1111 1111	1111 1111	1111 1111	uuuu uuuu
PB	11 1111	11 1111	11 1111	uu uuuu
PBC	11 1111	11 1111	11 1111	uu uuuu
PD	1	1	1	u
PDC	1	1	1	u
PG	1	1	1	u
PGC	1	1	1	u
ADRL	x	x	x	u
ADRH	x x x x x x x x x	x x x x x x x x x x	x x x x x x x x x	uuuu uuuu
ADCR	0100 0000	0100 0000	0100 0000	uuuu uuuu
ACSR	10000	10000	10000	1 u u u u
EEADDR	xx xxxx	xx xxxx	xx xxxx	uu uuuu
EEDATA	x x x x x x x x x	xxxx xxxx	x x x x x x x x x	uuuu uuuu
EECTRL	0000	0000	0000	uuuu

Note: "u" stands for unchanged

"x" stands for unknown

"-" stands for unimplemented



### Oscillator

Various oscillator options offer the user a wide range of functions according to their various application requirements. Two types of system clocks can be selected while various clock source options for the Watchdog Timer are provided for maximum flexibility. All oscillator options are selected through the configuration options.

The two methods of generating the system clock are:


- External crystal/resonator oscillator
- External RC oscillator

One of these two methods must be selected using the configuration options.

More information regarding the oscillator is located in Application Note HA0075E on the Holtek website.

#### External Crystal/Resonator Oscillator

The simple connection of a crystal across OSC1 and OSC2 will create the necessary phase shift and feedback for oscillation, and will normally not require external capacitors. However, for some crystals and most resonator types, to ensure oscillation and accurate frequency generation, it may be necessary to add two small value external capacitors, C1 and C2. The exact values of C1 and C2 should be selected in consultation



Note: Although not shown OSC1/OSC2 pins have a parasitic capacitance of around 7pF.

### Crystal/Resonator Oscillator

with the crystal or resonator manufacturer's specification. The external parallel feedback resistor, Rp, is normally not required but in some cases may be needed to assist with oscillation start up.

Internal Ca, Cb, Rf Typical Values @ 5V, 25°C			
Ca Cb Rf			
8pF	10pF	0.5MΩ~1.1MΩ	

**Oscillator Internal Component Values** 

Crystal Oscillator C1 and C2 Values					
Crystal Frequency C1 C2 CL					
8MHz			TBD		
4MHz			TBD		
1MHz	_		TBD		
Note: 1 C1 and C2 values are for guidance only					

1. C1 and C2 values are for guidance only.2. CL is the crystal manufacturer specified load capacitor value.


**Crystal Recommended Capacitor Values** 

Resonator C1 and C2 Values			
Resonator Frequency C1 C2			
3.58MHz	_		
1MHz	_	_	
455kHz 10pF 10pF			
Note: C1 and C2 values are for guidance only.			

**Resonator Recommended Capacitor Values** 

#### **External RC Oscillator**

Using the external system RC oscillator requires that a resistor, with a value between  $47k\Omega$  and  $1.5M\Omega$ , is connected between OSC1 and VDD, and a capacitor is connected to ground. A configuration option exists to allow pin PG2 to be used as an OSC2 output pin where the generated system clock divided by 4 will be provided. This can be used for external synchronization purposes. Note that because the OSC2 output is an NMOS open-drain type, a pull high resistor should be connected if it to be used to monitor the internal frequency. Although this is a cost effective oscillator configuration. the oscillation frequency can vary with VDD, temperature and process variations and is therefore not suitable for applications where timing is critical or where accurate oscillator frequencies are required. For the value of the external resistor Rosc refer to the Holtek website for typical RC Oscillator vs. Temperature and VDD characteristics graphics. Note that it is the only microcontroller internal circuitry together with the external resistor, that determine the frequency of the oscillator. The external capacitor shown on the diagram does not influence the frequency of oscillation.





#### Watchdog Timer Oscillator

The WDT oscillator is a fully self-contained free running on-chip RC oscillator with a typical period of  $65\mu s$  at 5V requiring no external components. When the device enters the Power Down Mode, the system clock will stop running but the WDT oscillator continues to free-run and to keep the watchdog active. However, to preserve power in certain applications the WDT oscillator can be disabled via a configuration option.

### Power Down Mode and Wake-up

#### **Power Down Mode**

All of the Holtek microcontrollers have the ability to enter a Power Down Mode, also known as the HALT Mode or Sleep Mode. When the device enters this mode, the normal operating current, will be reduced to an extremely low standby current level. This occurs because when the device enters the Power Down Mode, the system oscillator is stopped which reduces the power consumption to extremely low levels, however, as the device maintains its present internal condition, it can be woken up at a later stage and continue running, without requiring a full reset. This feature is extremely important in application areas where the MCU must have its power supply constantly maintained to keep the device in a known condition but where the power supply capacity is limited such as in battery applications.

### **Entering the Power Down Mode**

There is only one way for the device to enter the Power Down Mode and that is to execute the "HALT" instruction in the application program. When this instruction is executed, the following will occur:

- The system oscillator will stop running and the application program will stop at the "HALT" instruction.
- The Data Memory contents and registers will maintain their present condition.
- The WDT will be cleared and resume counting if the WDT clock source is selected to come from the WDT oscillator. The WDT will stop if its clock source originates from the system clock.
- The I/O ports will maintain their present condition.
- In the status register, the Power Down flag, PDF, will be set and the Watchdog time-out flag, TO, will be cleared.

#### **Standby Current Considerations**

As the main reason for entering the Power Down Mode is to keep the current consumption of the MCU to as low a value as possible, perhaps only in the order of several micro-amps, there are other considerations which must also be taken into account by the circuit designer if the power consumption is to be minimized. Special attention must be made to the I/O pins on the device. All high-impedance input pins must be connected to either a fixed high or low level as any floating input pins could create internal oscillations and result in increased current consumption. This also applies to certain package types, as there may be undonbed pins, which must either be setup as outputs or if setup as inputs must have pull-high resistors connected. Care must also be taken with the loads, which are connected to I/O pins, which are setup as outputs. These should be placed in a condition in which minimum current is drawn or connected only to external circuits that do not draw current, such as other CMOS inputs. Also note that additional standby current will also be required if the configuration options have enabled the Watchdog Timer internal oscillator.

#### Wake-up

After the system enters the Power Down Mode, it can be woken up from one of various sources listed as follows:

- An external reset
- An external falling edge on Port A
- · A system interrupt
- A WDT overflow

If the system is woken up by an external reset, the device will experience a full system reset, however, if the device is woken up by a WDT overflow, a Watchdog Timer reset will be initiated. Although both of these wake-up methods will initiate a reset operation, the actual source of the wake-up can be determined by examining the TO and PDF flags. The PDF flag is cleared by a system power-up or executing the clear Watchdog Timer instructions and is set when executing the "HALT" instruction. The TO flag is set if a WDT time-out occurs, and causes a wake-up that only resets the Program Counter and Stack Pointer, the other flags remain in their original status.

Each pin on Port A can be setup via an individual configuration option to permit a negative transition on the pin to wake-up the system. When a Port A pin wake-up occurs, the program will resume execution at the instruction following the "HALT" instruction.

If the system is woken up by an interrupt, then two possible situations may occur. The first is where the related interrupt is disabled or the interrupt is enabled but the stack is full, in which case the program will resume execution at the instruction following the "HALT" instruction. In this situation, the interrupt which woke-up the device will not be immediately serviced, but will rather be serviced later when the related interrupt is finally enabled or when a stack level becomes free. The other situation is where the related interrupt is enabled and the stack is not full, in which case the regular interrupt response takes place. If an interrupt request flag is set to "1" before entering the Power Down Mode, the wake-up function of the related interrupt will be disabled.



No matter what the source of the wake-up event is, once a wake-up situation occurs, a time period equal to 1024 system clock periods will be required before normal system operation resumes. However, if the wake-up has originated due to an interrupt, the actual interrupt subroutine execution will be delayed by an additional one or more cycles. If the wake-up results in the execution of the next instruction following the "HALT" instruction, this will be executed immediately after the 1024 system clock period delay has ended.

# Watchdog Timer

The Watchdog Timer is provided to prevent program malfunctions or sequences from jumping to unknown locations, due to certain uncontrollable external events such as electrical noise. It operates by providing a device reset when the WDT counter overflows. The WDT clock is supplied by one of two sources selected by configuration option:  $f_{WDTOSC}/2$  or  $f_{SYS}/4$ . Note that if the WDT configuration option has been disabled, then any instruction relating to its operation will result in no operation.


In this device all Watchdog Timer options, such as enable/disable, WDT clock source and clear instruction type all selected through configuration options. There are no internal registers associated with the WDT in the Cost-Effective A/D Type MCU series. One of the WDT clock sources is from an internal oscillator which has an approximate period of 31.25µs at a supply voltage of 3V. However, it should be noted that this specified internal clock period can vary with VDD, temperature and process variations. The other WDT clock source option is the  $f_{SYS}/4$  clock. Whether the WDT clock source is its own internal WDT oscillator or f<sub>SYS</sub>/4, it is further divided by  $2^{13} \sim 2^{16}$ , the actual division ration being chosen via a configuration option. The max time out period is around 4.1s when the 2<sup>16</sup> division ration is selected. This time-out period may vary with temperature, VDD and process variations. As the clear instruction only resets the last stage of the divider chain, for this reason the actual division ratio and corresponding Watchdog Timer time-out can vary by a factor of two. The exact division

ratio depends upon the residual value in the Watchdog Timer counter before the clear instruction is executed. It is important to realise that as there are no independent internal registers or configuration options associated with the length of the Watchdog Timer time-out, it is completely dependent upon the frequency of  $f_{SYS}/4$  or the internal WDT oscillator.

If the  $f_{SYS}/4$  clock is used as the WDT clock source, it should be noted that when the system enters the Power Down Mode, then the instruction clock is stopped and the WDT will lose its protecting purposes. For systems that operate in noisy environments, using the internal WDT oscillator is strongly recommended.

Under normal program operation, a WDT time-out will initialise a device reset and set the status bit TO. However, if the system is in the Power Down Mode, when a WDT time-out occurs, the TO bit in the status register will be set and only the Program Counter and Stack Pointer will be reset. Three methods can be adopted to clear the contents of the WDT. The first is an external hardware reset, which means a low level on the RES pin, the second is using the watchdog software instructions and the third is via a "HALT" instruction.

There are two methods of using software instructions to clear the Watchdog Timer, one of which must be chosen by configuration option. The first option is to use the single "CLR WDT" instruction while the second is to use the two commands "CLR WDT1" and "CLR WDT2". For the first option, a simple execution of "CLR WDT" will clear the WDT while for the second option, both "CLR WDT1" and "CLR WDT2" must both be executed to successfully clear the WDT. Note that for this second option, if "CLR WDT1" is used to clear the WDT, successive executions of this instruction will have no effect, only the execution of a "CLR WDT2" instruction will clear the WDT. Similarly after the "CLR WDT2" instruction has been executed, only a successive "CLR WDT1" instruction can clear the Watchdog Timer.






# **Configuration Options**


Configuration options refer to certain options within the MCU that are programmed into the device during the programming process. During the development process, these options are selected using the HT-IDE software development tools. As these options are programmed into the device using the hardware programming tools, once they are selected they cannot be changed later as the application software has no control over the configuration options. All options must be defined for proper system functioning, the details of which are shown in the table.

No.	Options
Oscillator O	Dption
1	System oscillator: Crystal or RC+f <sub>SYS</sub> /4 or RC+PG2
2	XTAL: 455kHz or 1MHz~8MHz
I/O Port	
3	PA0~PA7: wake-up enable or disable - bit option
4	PA, PB, PD and RESET: pull-high enable or disable - bit option
Watchdog	Options
5	Watchdog Timer function: enable or disable
6	Watchdog Timer clock source: WDT oscillator or f <sub>SYS</sub> /4
7	WDT time-out period: $2^{12}$ /f <sub>S</sub> , $2^{13}$ /f <sub>S</sub> , $2^{14}$ /f <sub>S</sub> or $2^{15}$ /f <sub>S</sub>
8	CLRWDT instructions: 1 or 2 instructions
PWM Optio	ns
9	PD0: I/O or PWM0 output
10	PA7: I/O or PWM1 output
11	PWM mode: 6+2 or 7+1 mode selection
LVR Optior	IS
12	LVR function: enable or disable
13	Low voltage reset voltage: 2.1V, 3.15V or 4.2V
PFD Option	
14	PA3 : I/O or PFD output
15	PFD clock source selection: Timer/Event Counter 0 or Timer/Event Counter 1
RC Filter	
16	Timer and interrupt input pin RC filter: enable or disable
Lock Optio	ns
17	Lock All
18	Partial Lock
19	64×8 EEPROM Lock



# **Application Circuits**







### **Instruction Set**

### Introduction

Central to the successful operation of any microcontroller is its instruction set, which is a set of program instruction codes that directs the microcontroller to perform certain operations. In the case of Holtek microcontrollers, a comprehensive and flexible set of over 60 instructions is provided to enable programmers to implement their application with the minimum of programming overheads.

For easier understanding of the various instruction codes, they have been subdivided into several functional groupings.

#### Instruction Timing

Most instructions are implemented within one instruction cycle. The exceptions to this are branch, call, or table read instructions where two instruction cycles are required. One instruction cycle is equal to 4 system clock cycles, therefore in the case of an 8MHz system oscillator, most instructions would be implemented within 0.5µs and branch or call instructions would be implemented within 1µs. Although instructions which require one more cycle to implement are generally limited to the JMP, CALL, RET, RETI and table read instructions, it is important to realize that any other instructions which involve manipulation of the Program Counter Low register or PCL will also take one more cycle to implement. As instructions which change the contents of the PCL will imply a direct jump to that new address, one more cycle will be required. Examples of such instructions would be "CLR PCL" or "MOV PCL, A". For the case of skip instructions, it must be noted that if the result of the comparison involves a skip operation then this will also take one more cycle, if no skip is involved then only one cycle is required.

### Moving and Transferring Data

The transfer of data within the microcontroller program is one of the most frequently used operations. Making use of three kinds of MOV instructions, data can be transferred from registers to the Accumulator and vice-versa as well as being able to move specific immediate data directly into the Accumulator. One of the most important data transfer applications is to receive data from the input ports and transfer data to the output ports.

#### **Arithmetic Operations**

The ability to perform certain arithmetic operations and data manipulation is a necessary feature of most microcontroller applications. Within the Holtek microcontroller instruction set are a range of add and subtract instruction mnemonics to enable the necessary arithmetic to be carried out. Care must be taken to ensure correct handling of carry and borrow data when results exceed 255 for addition and less than 0 for subtraction. The increment and decrement instructions INC, INCA, DEC and DECA provide a simple means of increasing or decreasing by a value of one of the values in the destination specified.

### Logical and Rotate Operations

The standard logical operations such as AND, OR, XOR and CPL all have their own instruction within the Holtek microcontroller instruction set. As with the case of most instructions involving data manipulation, data must pass through the Accumulator which may involve additional programming steps. In all logical data operations, the zero flag may be set if the result of the operation is zero. Another form of logical data manipulation comes from the rotate instructions such as RR, RL, RRC and RLC which provide a simple means of rotating one bit right or left. Different rotate instructions exist depending on program requirements. Rotate instructions are useful for serial port programming applications where data can be rotated from an internal register into the Carry bit from where it can be examined and the necessary serial bit set high or low. Another application where rotate data operations are used is to implement multiplication and division calculations.

#### **Branches and Control Transfer**

Program branching takes the form of either jumps to specified locations using the JMP instruction or to a subroutine using the CALL instruction. They differ in the sense that in the case of a subroutine call, the program must return to the instruction immediately when the subroutine has been carried out. This is done by placing a return instruction RET in the subroutine which will cause the program to jump back to the address right after the CALL instruction. In the case of a JMP instruction, the program simply jumps to the desired location. There is no requirement to jump back to the original jumping off point as in the case of the CALL instruction. One special and extremely useful set of branch instructions are the conditional branches. Here a decision is first made regarding the condition of a certain data memory or individual bits. Depending upon the conditions, the program will continue with the next instruction or skip over it and jump to the following instruction. These instructions are the key to decision making and branching within the program perhaps determined by the condition of certain input switches or by the condition of internal data bits.



### **Bit Operations**

The ability to provide single bit operations on Data Memory is an extremely flexible feature of all Holtek microcontrollers. This feature is especially useful for output port bit programming where individual bits or port pins can be directly set high or low using either the "SET [m].i" or "CLR [m].i" instructions respectively. The feature removes the need for programmers to first read the 8-bit output port, manipulate the input data to ensure that other bits are not changed and then output the port with the correct new data. This read-modify-write process is taken care of automatically when these bit operation instructions are used.

### **Table Read Operations**

Data storage is normally implemented by using registers. However, when working with large amounts of fixed data, the volume involved often makes it inconvenient to store the fixed data in the Data Memory. To overcome this problem, Holtek microcontrollers allow an area of Program Memory to be setup as a table where data can be directly stored. A set of easy to use instructions provides the means by which this fixed data can be referenced and retrieved from the Program Memory.

### **Other Operations**

In addition to the above functional instructions, a range of other instructions also exist such as the "HALT" instruction for Power-down operations and instructions to control the operation of the Watchdog Timer for reliable program operations under extreme electric or electromagnetic environments. For their relevant operations, refer to the functional related sections.

### Instruction Set Summary

The following table depicts a summary of the instruction set categorised according to function and can be consulted as a basic instruction reference using the following listed conventions.

Table conventions:

x: Bits immediate data
m: Data Memory address
A: Accumulator
i: 0~7 number of bits
addr: Program memory address

Mnemonic	Description	Cycles	Flag Affected		
Arithmetic	Arithmetic				
ADD A,[m] ADDM A,[m] ADD A,x ADC A,[m] ADCM A,[m] SUB A,x SUB A,[m] SUB A,[m] SBC A,[m] SBC A,[m] DAA [m]	Add Data Memory to ACC Add ACC to Data Memory Add immediate data to ACC Add Data Memory to ACC with Carry Add ACC to Data memory with Carry Subtract immediate data from the ACC Subtract Data Memory from ACC Subtract Data Memory from ACC with result in Data Memory Subtract Data Memory from ACC with Carry Subtract Data Memory from ACC with Carry Subtract Data Memory from ACC with Carry, result in Data Memory Decimal adjust ACC for Addition with result in Data Memory	1 1 <sup>Note</sup> 1 1 <sup>Note</sup> 1 1 <sup>Note</sup> 1 <sup>Note</sup>	Z, C, AC, OV Z, C, AC, OV C		
Logic Operation	bu in the second s				
AND A,[m] OR A,[m] XOR A,[m] ANDM A,[m] ORM A,[m] XORM A,[m] AND A,x OR A,x CPL (m] CPLA [m]	Logical AND Data Memory to ACC Logical OR Data Memory to ACC Logical XOR Data Memory to ACC Logical AND ACC to Data Memory Logical OR ACC to Data Memory Logical XOR ACC to Data Memory Logical AND immediate Data to ACC Logical OR immediate Data to ACC Logical XOR immediate Data to ACC Complement Data Memory Complement Data Memory with result in ACC	1 1 1 <sup>Note</sup> 1 <sup>Note</sup> 1 1 1 1 <sup>Note</sup> 1	Z Z Z Z Z Z Z Z Z Z Z		
Increment & Decrement					
INCA [m] INC [m] DECA [m] DEC [m]	Increment Data Memory with result in ACC Increment Data Memory Decrement Data Memory with result in ACC Decrement Data Memory	1 1 <sup>Note</sup> 1 1 <sup>Note</sup>	Z Z Z Z		



Mnemonic	Description	Cycles	Flag Affected
Rotate			
RRA [m] RR [m] RRCA [m] RRC [m] RLA [m] RLCA [m]	Rotate Data Memory right with result in ACC Rotate Data Memory right Rotate Data Memory right through Carry with result in ACC Rotate Data Memory right through Carry Rotate Data Memory left with result in ACC Rotate Data Memory left Rotate Data Memory left Rotate Data Memory left through Carry with result in ACC	1 1 <sup>Note</sup> 1 1 <sup>Note</sup> 1 1 <sup>Note</sup> 1	None None C C None None C
RLC [m]	Rotate Data Memory left through Carry	1 <sup>Note</sup>	С
Data Move			
MOV A,[m] MOV [m],A MOV A,x	Move Data Memory to ACC Move ACC to Data Memory Move immediate data to ACC	1 1 <sup>Note</sup> 1	None None None
<b>Bit Operation</b>			
CLR [m].i SET [m].i	Clear bit of Data Memory Set bit of Data Memory	1 <sup>Note</sup> 1 <sup>Note</sup>	None None
Branch			
JMP addr SZ [m] SZA [m] SZ [m].i SNZ [m].i SIZ [m] SDZA [m] SDZA [m] CALL addr RET RET A,x RETI Table Read	Jump unconditionally Skip if Data Memory is zero Skip if Data Memory is zero with data movement to ACC Skip if bit i of Data Memory is zero Skip if bit i of Data Memory is not zero Skip if increment Data Memory is zero Skip if decrement Data Memory is zero Skip if decrement Data Memory is zero with result in ACC Skip if decrement Data Memory is zero with result in ACC Skip if decrement Data Memory is zero with result in ACC Subroutine call Return from subroutine Return from subroutine and load immediate data to ACC Return from interrupt	2 1 <sup>Note</sup> 1 <sup>Note</sup> 1 <sup>Note</sup> 1 <sup>Note</sup> 1 <sup>Note</sup> 2 2 2 2	None None None None None None None None
TABRDC [m]	Read table (current page) to TBLH and Data Memory	2 <sup>Note</sup>	None
TABRDL [m]	Read table (last page) to TBLH and Data Memory	2 <sup>Note</sup>	None
Miscellaneous	5		
NOP CLR [m] SET [m] CLR WDT CLR WDT1 CLR WDT2 SWAP [m] SWAPA [m] HALT	No operation Clear Data Memory Set Data Memory Clear Watchdog Timer Pre-clear Watchdog Timer Pre-clear Watchdog Timer Swap nibbles of Data Memory Swap nibbles of Data Memory with result in ACC Enter power down mode	1 1 <sup>Note</sup> 1 1 1 1 1 <sup>Note</sup> 1	None None TO, PDF TO, PDF TO, PDF None None TO, PDF

Note: 1. For skip instructions, if the result of the comparison involves a skip then two cycles are required, if no skip takes place only one cycle is required.

2. Any instruction which changes the contents of the PCL will also require 2 cycles for execution.

3. For the "CLR WDT1" and "CLR WDT2" instructions the TO and PDF flags may be affected by the execution status. The TO and PDF flags are cleared after both "CLR WDT1" and "CLR WDT2" instructions are consecutively executed. Otherwise the TO and PDF flags remain unchanged.



# Instruction Definition

ADC A,[m]	Add Data Memory to ACC with Carry		
Description	The contents of the specified Data Memory, Accumulator and the carry flag are added. The result is stored in the Accumulator.		
Operation	$ACC \leftarrow ACC + [m] + C$		
Affected flag(s)	OV, Z, AC, C		
ADCM A,[m]	Add ACC to Data Memory with Carry		
Description	The contents of the specified Data Memory, Accumulator and the carry flag are added. The result is stored in the specified Data Memory.		
Operation	[m] ← ACC + [m] + C		
Affected flag(s)	OV, Z, AC, C		
ADD A,[m]	Add Data Memory to ACC		
Description	The contents of the specified Data Memory and the Accumulator are added. The result is stored in the Accumulator.		
Operation	$ACC \leftarrow ACC + [m]$		
Affected flag(s)	OV, Z, AC, C		
ADD A,x	Add immediate data to ACC		
Description	The contents of the Accumulator and the specified immediate data are added. The result is stored in the Accumulator.		
Operation	$ACC \leftarrow ACC + x$		
Affected flag(s)	OV, Z, AC, C		
ADDM A,[m]	Add ACC to Data Memory		
Description	The contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory.		
Operation	[m] ← ACC + [m]		
Affected flag(s)	OV, Z, AC, C		
AND A,[m]	Logical AND Data Memory to ACC		
Description	Data in the Accumulator and the specified Data Memory perform a bitwise logical AND operation. The result is stored in the Accumulator.		
Operation	$ACC \leftarrow ACC "AND" [m]$		
Affected flag(s)	Z		
AND A,x	Logical AND immediate data to ACC		
Description	Data in the Accumulator and the specified immediate data perform a bitwise logical AND operation. The result is stored in the Accumulator.		
Operation	$ACC \leftarrow ACC "AND" x$		
Affected flag(s)	Z		
ANDM A,[m]	Logical AND ACC to Data Memory		
Description	Data in the specified Data Memory and the Accumulator perform a bitwise logical AND operation. The result is stored in the Data Memory.		
Operation	[m] ← ACC "AND" [m]		
Affected flag(s)	Z		

Rev. 1.00



CALL addr	Subroutine call
Description	Unconditionally calls a subroutine at the specified address. The Program Counter then in- crements by 1 to obtain the address of the next instruction which is then pushed onto the stack. The specified address is then loaded and the program continues execution from this new address. As this instruction requires an additional operation, it is a two cycle instruc- tion.
Operation	Stack ← Program Counter + 1 Program Counter ← addr
Affected flag(s)	None
CLR [m]	Clear Data Memory
Description	Each bit of the specified Data Memory is cleared to 0.
Operation	[m] ← 00H
Affected flag(s)	None
CLR [m].i	Clear bit of Data Memory
Description	Bit i of the specified Data Memory is cleared to 0.
Operation	[m].i ← 0
Affected flag(s)	None
CLR WDT	Clear Watchdog Timer
Description	The TO, PDF flags and the WDT are all cleared.
Operation	WDT cleared TO $\leftarrow 0$ PDF $\leftarrow 0$
Affected flag(s)	TO, PDF
CLR WDT1	Pre-clear Watchdog Timer
Description	The TO, PDF flags and the WDT are all cleared. Note that this instruction works in conjunc- tion with CLR WDT2 and must be executed alternately with CLR WDT2 to have effect. Re- petitively executing this instruction without alternately executing CLR WDT2 will have no effect.
Operation	WDT cleared TO $\leftarrow 0$ PDF $\leftarrow 0$
Affected flag(s)	TO, PDF
CLR WDT2	Pre-clear Watchdog Timer
Description	The TO, PDF flags and the WDT are all cleared. Note that this instruction works in conjunc- tion with CLR WDT1 and must be executed alternately with CLR WDT1 to have effect. Re- petitively executing this instruction without alternately executing CLR WDT1 will have no effect.
Operation	WDT cleared TO $\leftarrow 0$ PDF $\leftarrow 0$
Affected flag(s)	TO, PDF



CPL [m]	Complement Data Memory
Description	Each bit of the specified Data Memory is logically complemented (1's complement). Bits which previously contained a 1 are changed to 0 and vice versa.
Operation	$[m] \leftarrow \overline{[m]}$
Affected flag(s)	Z
CPLA [m]	Complement Data Memory with result in ACC
Description	Each bit of the specified Data Memory is logically complemented (1's complement). Bits which previously contained a 1 are changed to 0 and vice versa. The complemented result is stored in the Accumulator and the contents of the Data Memory remain unchanged.
Operation	$ACC \leftarrow \overline{[m]}$
Affected flag(s)	Z
DAA [m]	Decimal-Adjust ACC for addition with result in Data Memory
Description	Convert the contents of the Accumulator value to a BCD (Binary Coded Decimal) value re- sulting from the previous addition of two BCD variables. If the low nibble is greater than 9 or if AC flag is set, then a value of 6 will be added to the low nibble. Otherwise the low nibble remains unchanged. If the high nibble is greater than 9 or if the C flag is set, then a value of 6 will be added to the high nibble. Essentially, the decimal conversion is performed by add- ing 00H, 06H, 60H or 66H depending on the Accumulator and flag conditions. Only the C flag may be affected by this instruction which indicates that if the original BCD sum is greater than 100, it allows multiple precision decimal addition.
Operation	$[m] \leftarrow ACC + 00H \text{ or}$ $[m] \leftarrow ACC + 06H \text{ or}$ $[m] \leftarrow ACC + 60H \text{ or}$ $[m] \leftarrow ACC + 66H$
Affected flag(s)	С
DEC [m]	Decrement Data Memory
Description	Data in the specified Data Memory is decremented by 1.
Operation	[m] ← [m] − 1
Affected flag(s)	Z
DECA [m]	Decrement Data Memory with result in ACC
Description	Data in the specified Data Memory is decremented by 1. The result is stored in the Accu- mulator. The contents of the Data Memory remain unchanged.
Operation	ACC ← [m] – 1
Affected flag(s)	Z
HALT	Enter power down mode
Description	This instruction stops the program execution and turns off the system clock. The contents of the Data Memory and registers are retained. The WDT and prescaler are cleared. The power down flag PDF is set and the WDT time-out flag TO is cleared.
Operation	$TO \leftarrow 0$ PDF $\leftarrow 1$
Affected flag(s)	TO, PDF



INC [m]	Increment Data Memory
Description	Data in the specified Data Memory is incremented by 1.
Operation	[m] ← [m] + 1
Affected flag(s)	Z
INCA [m]	Increment Data Memory with result in ACC
Description	Data in the specified Data Memory is incremented by 1. The result is stored in the Accumu- lator. The contents of the Data Memory remain unchanged.
Operation	$ACC \leftarrow [m] + 1$
Affected flag(s)	Z
JMP addr	Jump unconditionally
Description	The contents of the Program Counter are replaced with the specified address. Program execution then continues from this new address. As this requires the insertion of a dummy instruction while the new address is loaded, it is a two cycle instruction.
Operation	Program Counter ← addr
Affected flag(s)	None
MOV A,[m]	Move Data Memory to ACC
Description	The contents of the specified Data Memory are copied to the Accumulator.
Operation	$ACC \leftarrow [m]$
Affected flag(s)	None
MOV A,x	Move immediate data to ACC
Description	The immediate data specified is loaded into the Accumulator.
Operation	$ACC \leftarrow x$
Affected flag(s)	None
MOV [m],A	Move ACC to Data Memory
Description	The contents of the Accumulator are copied to the specified Data Memory.
Operation	$[m] \leftarrow ACC$
Affected flag(s)	None
NOP	No operation
Description	No operation is performed. Execution continues with the next instruction.
Operation	No operation
Affected flag(s)	None
OR A,[m]	Logical OR Data Memory to ACC
Description	Data in the Accumulator and the specified Data Memory perform a bitwise logical OR oper- ation. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC "OR" [m]$
Affected flag(s)	Z



OR A,x	Logical OR immediate data to ACC
Description	Data in the Accumulator and the specified immediate data perform a bitwise logical OR operation. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC "OR" x$
Affected flag(s)	Z
ORM A,[m]	Logical OR ACC to Data Memory
Description	Data in the specified Data Memory and the Accumulator perform a bitwise logical OR oper- ation. The result is stored in the Data Memory.
Operation	[m] ← ACC ″OR″ [m]
Affected flag(s)	Z
RET	Return from subroutine
Description	The Program Counter is restored from the stack. Program execution continues at the re- stored address.
Operation	Program Counter ← Stack
Affected flag(s)	None
RET A,x	Return from subroutine and load immediate data to ACC
Description	The Program Counter is restored from the stack and the Accumulator loaded with the specified immediate data. Program execution continues at the restored address.
Operation	Program Counter $\leftarrow$ Stack ACC $\leftarrow$ x
Affected flag(s)	None
RETI	Return from interrupt
Description	The Program Counter is restored from the stack and the interrupts are re-enabled by set- ting the EMI bit. EMI is the master interrupt global enable bit. If an interrupt was pending when the RETI instruction is executed, the pending Interrupt routine will be processed be- fore returning to the main program.
Operation	Program Counter ← Stack EMI ← 1
Affected flag(s)	None
RL [m]	Rotate Data Memory left
Description	The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0.
Operation	[m].(i+1) ← [m].i; (i = 0~6) [m].0 ← [m].7
Affected flag(s)	None
RLA [m]	Rotate Data Memory left with result in ACC
Description	The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0. The rotated result is stored in the Accumulator and the contents of the Data Memory remain unchanged.
Operation	ACC.(i+1) ← [m].i; (i = 0~6) ACC.0 ← [m].7
Affected flag(s)	None



RLC [m]	Rotate Data Memory left through Carry
Description	The contents of the specified Data Memory and the carry flag are rotated left by 1 bit. Bit 7 replaces the Carry bit and the original carry flag is rotated into bit 0.
Operation	$\begin{array}{l} [m].(i+1) \leftarrow [m].i; \ (i=0{\sim}6) \\ [m].0 \leftarrow C \\ C \leftarrow [m].7 \end{array}$
Affected flag(s)	C
RLCA [m]	Rotate Data Memory left through Carry with result in ACC
Description	Data in the specified Data Memory and the carry flag are rotated left by 1 bit. Bit 7 replaces the Carry bit and the original carry flag is rotated into the bit 0. The rotated result is stored in the Accumulator and the contents of the Data Memory remain unchanged.
Operation	ACC.(i+1) $\leftarrow$ [m].i; (i = 0~6) ACC.0 $\leftarrow$ C C $\leftarrow$ [m].7
Affected flag(s)	C
RR [m]	Rotate Data Memory right
Description	The contents of the specified Data Memory are rotated right by 1 bit with bit 0 rotated into bit 7.
Operation	[m].i ← [m].(i+1); (i = 0~6) [m].7 ← [m].0
Affected flag(s)	None
RRA [m]	Rotate Data Memory right with result in ACC
Description	Data in the specified Data Memory and the carry flag are rotated right by 1 bit with bit 0 ro- tated into bit 7. The rotated result is stored in the Accumulator and the contents of the Data Memory remain unchanged.
Operation	ACC.i ← [m].(i+1); (i = 0~6) ACC.7 ← [m].0
Affected flag(s)	None
RRC [m]	Rotate Data Memory right through Carry
Description	The contents of the specified Data Memory and the carry flag are rotated right by 1 bit. Bit 0 replaces the Carry bit and the original carry flag is rotated into bit 7.
Operation	
	[m].i $\leftarrow$ [m].(i+1); (i = 0~6) [m].7 $\leftarrow$ C C $\leftarrow$ [m].0
Affected flag(s)	[m].7 ← C
Affected flag(s) RRCA [m]	[m].7 ← C C ← [m].0
	[m].7 ← C C ← [m].0 C
RRCA [m]	$\begin{tabular}{lllllllllllllllllllllllllllllllllll$



SBC A,[m]	Subtract Data Memory from ACC with Carry
Description	The contents of the specified Data Memory and the complement of the carry flag are sub- tracted from the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
Operation	$ACC \leftarrow ACC - [m] - \overline{C}$
Affected flag(s)	OV, Z, AC, C
SBCM A,[m]	Subtract Data Memory from ACC with Carry and result in Data Memory
Description	The contents of the specified Data Memory and the complement of the carry flag are sub- tracted from the Accumulator. The result is stored in the Data Memory. Note that if the re- sult of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
Operation	$[m] \leftarrow ACC - [m] - \overline{C}$
Affected flag(s)	OV, Z, AC, C
SDZ [m]	Skip if decrement Data Memory is 0
Description	The contents of the specified Data Memory are first decremented by 1. If the result is 0 the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds with the following instruction.
Operation	[m] ← [m] – 1 Skip if [m] = 0
Affected flag(s)	None
SDZA [m]	Skip if decrement Data Memory is zero with result in ACC
Description	The contents of the specified Data Memory are first decremented by 1. If the result is 0, the following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0, the program proceeds with the following instruction.
Operation	$ACC \leftarrow [m] - 1$ Skip if $ACC = 0$
Affected flag(s)	None
SET [m]	Set Data Memory
Description	Each bit of the specified Data Memory is set to 1.
Operation	[m] ← FFH
Affected flag(s)	None
SET [m].i	Set bit of Data Memory
Description	Bit i of the specified Data Memory is set to 1.
Operation	[m].i ← 1
Affected flag(s)	None



SIZ [m]	Skip if increment Data Memory is 0	
Description	The contents of the specified Data Memory are first incremented by 1. If the result is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds with the following instruction.	
Operation	[m] ← [m] + 1 Skip if [m] = 0	
Affected flag(s)	None	
SIZA [m]	Skip if increment Data Memory is zero with result in ACC	
Description	The contents of the specified Data Memory are first incremented by 1. If the result is 0, the following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds with the following instruction.	
Operation	$ACC \leftarrow [m] + 1$ Skip if $ACC = 0$	
Affected flag(s)	None	
SNZ [m].i	Skip if bit i of Data Memory is not 0	
Description	If bit i of the specified Data Memory is not 0, the following instruction is skipped. As this re- quires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is 0 the program proceeds with the following instruction.	
Operation	Skip if [m].i ≠ 0	
Affected flag(s)	None	
SUB A,[m]	Subtract Data Memory from ACC	
Description	The specified Data Memory is subtracted from the contents of the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.	
Operation	$ACC \leftarrow ACC - [m]$	
Affected flag(s)	OV, Z, AC, C	
SUBM A,[m]	Subtract Data Memory from ACC with result in Data Memory	
Description	The specified Data Memory is subtracted from the contents of the Accumulator. The result is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.	
Operation	$[m] \leftarrow ACC - [m]$	
Affected flag(s)	OV, Z, AC, C	
SUB A,x	Subtract immediate data from ACC	
Description	The immediate data specified by the code is subtracted from the contents of the Accumu- lator. The result is stored in the Accumulator. Note that if the result of subtraction is nega- tive, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.	
Operation	$ACC \leftarrow ACC - x$	
Affected flag(s)	OV, Z, AC, C	



SWAP [m]	Swap nibbles of Data Memory		
Description	The low-order and high-order nibbles of the specified Data Memory are interchanged.		
Operation			
	[m].3~[m].0 ↔ [m].7 ~ [m].4 None		
Affected flag(s)	None		
SWAPA [m]	Swap nibbles of Data Memory with result in ACC		
Description	The low-order and high-order nibbles of the specified Data Memory are interchanged. The result is stored in the Accumulator. The contents of the Data Memory remain unchanged.		
Operation	ACC.3 ~ ACC.0 ← [m].7 ~ [m].4 ACC.7 ~ ACC.4 ← [m].3 ~ [m].0		
Affected flag(s)	None		
SZ [m]	Skip if Data Memory is 0		
Description	If the contents of the specified Data Memory is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds with the following instruction.		
Operation	Skip if [m] = 0		
Affected flag(s)	None		
SZA [m]	Skip if Data Memory is 0 with data movement to ACC		
Description	The contents of the specified Data Memory are copied to the Accumulator. If the value is zero, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds with the following instruction.		
Operation	$ACC \leftarrow [m]$ Skip if [m] = 0		
Affected flag(s)			
	Skip if [m] = 0		
Affected flag(s)	Skip if [m] = 0 None		
Affected flag(s) SZ [m].i	Skip if [m] = 0 None Skip if bit i of Data Memory is 0 If bit i of the specified Data Memory is 0, the following instruction is skipped. As this re- quires the insertion of a dummy instruction while the next instruction is fetched, it is a two		
Affected flag(s) <b>SZ [m].i</b> Description	Skip if [m] = 0 None Skip if bit i of Data Memory is 0 If bit i of the specified Data Memory is 0, the following instruction is skipped. As this re- quires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0, the program proceeds with the following instruction.		
Affected flag(s) <b>SZ [m].i</b> Description Operation	Skip if [m] = 0 None Skip if bit i of Data Memory is 0 If bit i of the specified Data Memory is 0, the following instruction is skipped. As this re- quires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0, the program proceeds with the following instruction. Skip if [m].i = 0		
Affected flag(s) SZ [m].i Description Operation Affected flag(s)	Skip if [m] = 0 None Skip if bit i of Data Memory is 0 If bit i of the specified Data Memory is 0, the following instruction is skipped. As this re- quires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0, the program proceeds with the following instruction. Skip if [m].i = 0 None		
Affected flag(s) SZ [m].i Description Operation Affected flag(s) TABRDC [m]	Skip if [m] = 0 None Skip if bit i of Data Memory is 0 If bit i of the specified Data Memory is 0, the following instruction is skipped. As this re- quires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0, the program proceeds with the following instruction. Skip if [m].i = 0 None Read table (current page) to TBLH and Data Memory The low byte of the program code (current page) addressed by the table pointer (TBLP) is		
Affected flag(s) SZ [m].i Description Operation Affected flag(s) TABRDC [m] Description	Skip if [m] = 0 None Skip if bit i of Data Memory is 0 If bit i of the specified Data Memory is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0, the program proceeds with the following instruction. Skip if [m].i = 0 None Read table (current page) to TBLH and Data Memory The low byte of the program code (current page) addressed by the table pointer (TBLP) is moved to the specified Data Memory and the high byte moved to TBLH. [m] ← program code (low byte)		
Affected flag(s) SZ [m].i Description Operation Affected flag(s) TABRDC [m] Description Operation	Skip if [m] = 0 None Skip if bit i of Data Memory is 0 If bit i of the specified Data Memory is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0, the program proceeds with the following instruction. Skip if [m].i = 0 None Read table (current page) to TBLH and Data Memory The low byte of the program code (current page) addressed by the table pointer (TBLP) is moved to the specified Data Memory and the high byte moved to TBLH. [m] ← program code (low byte) TBLH ← program code (high byte)		
Affected flag(s) SZ [m].i Description Operation Affected flag(s) TABRDC [m] Description Operation Affected flag(s)	Skip if [m] = 0 None Skip if bit i of Data Memory is 0 If bit i of the specified Data Memory is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0, the program proceeds with the following instruction. Skip if [m].i = 0 None Read table (current page) to TBLH and Data Memory The low byte of the program code (current page) addressed by the table pointer (TBLP) is moved to the specified Data Memory and the high byte moved to TBLH. [m] ← program code (low byte) TBLH ← program code (high byte) None		
Affected flag(s) SZ [m].i Description Operation Affected flag(s) TABRDC [m] Description Operation Affected flag(s) TABRDL [m]	Skip if [m] = 0 None Skip if bit i of Data Memory is 0 If bit i of the specified Data Memory is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0, the program proceeds with the following instruction. Skip if [m].i = 0 None Read table (current page) to TBLH and Data Memory The low byte of the program code (current page) addressed by the table pointer (TBLP) is moved to the specified Data Memory and the high byte moved to TBLH. [m] ← program code (low byte) TBLH ← program code (high byte) None Read table (last page) to TBLH and Data Memory The low byte of the program code (high byte) None		



XOR A,[m]	Logical XOR Data Memory to ACC
Description	Data in the Accumulator and the specified Data Memory perform a bitwise logical XOR op- eration. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC "XOR" [m]$
Affected flag(s)	Z
XORM A,[m]	Logical XOR ACC to Data Memory
Description	Data in the specified Data Memory and the Accumulator perform a bitwise logical XOR operation. The result is stored in the Data Memory.
Operation	[m] ← ACC "XOR" [m]
Affected flag(s)	Z
XOR A,x	Logical XOR immediate data to ACC
Description	Data in the Accumulator and the specified immediate data perform a bitwise logical XOR operation. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC "XOR" x$
Affected flag(s)	Z



# **Package Information**

16-pin DIP (300mil) Outline Dimensions




Fig1. Full Lead Packages

Fig2. 1/2 Lead Packages

• MS-001d (see fig1)

Symbol	Dimensions in mil		
	Min.	Nom.	Max.
А	780		880
В	240		280
С	115	_	195
D	115		150
E	14		22
F	45		70
G	_	100	
Н	300	_	325
I	_	_	430

## • MS-001d (see fig2)

Symbol	Dimensions in mil		
	Min.	Nom.	Max.
А	735	_	775
В	240	_	280
С	115		195
D	115	_	150
E	14		22
F	45	_	70
G		100	_
Н	300		325
I	—		430




# • MO-095a (see fig2)

Symbol	Dimensions in mil		
Symbol	Min.	Nom.	Max.
А	745	_	785
В	275	_	295
С	120		150
D	110		150
E	14		22
F	45		60
G		100	_
Н	300		325
I			430



# 16-pin NSOP (150mil) Outline Dimensions






### • MS-012

Sumhal	Dimensions in mil		
Symbol	Min.	Nom.	Max.
A	228	—	244
В	150		157
С	12		20
C′	386		394
D			69
E		50	—
F	4		10
G	16		50
Н	7		10
α	0°		8°



# 20-pin DIP (300mil) Outline Dimensions



• MS-001d (see fig1)


0 miliol	Dimensions in mil		
Symbol	Min.	Nom.	Max.
А	980		1060
В	240	_	280
С	115	_	195
D	115		150
E	14		22
F	45		70
G	_	100	
Н	300		325
I	_	_	430

# • MO-095a (see fig2)

Symbol	Dimensions in mil		
Symbol	Min.	Nom.	Max.
А	945	_	985
В	275		295
С	120		150
D	110		150
E	14		22
F	45		60
G	_	100	_
Н	300		325
I	_	—	430



# 20-pin SOP (300mil) Outline Dimensions






# • MS-013

Symbol	Dimensions in mil		
Symbol	Min.	Nom.	Max.
А	393	—	419
В	256	_	300
С	12	_	20
C'	496		512
D	_	_	104
E	_	50	_
F	4		12
G	16		50
Н	8		13
α	0°	_	8°



# HT45F0V/HT45F0VP

# 20-pin SSOP (150mil) Outline Dimensions






Symbol	Dimensions in mil		
Symbol	Min.	Nom.	Max.
А	228	—	244
В	150		158
С	8		12
C′	335	_	347
D	49		65
E	_	25	_
F	4	_	10
G	15		50
Н	7		10
α	0°	_	8°



# 20-pin SSOP (209mil) Outline Dimensions






• MO-150

Sumhal	Dimensions in mm		
Symbol	Min.	Nom.	Max.
A	7.40	—	8.20
В	5.00		5.60
С	0.22		0.33
C′	6.90	—	7.50
D	_		2.00
E		0.65	_
F	0.05	_	_
G	0.55		0.95
Н	0.09		0.21
α	0°	—	<b>8</b> °



# Product Tape and Reel Specifications

# **Reel Dimensions**



# SOP 16N (150mil), SSOP 20S (150mil), SSOP 20N (209mil)


Symbol	Description	Dimensions in mm
А	Reel Outer Diameter	330.0±1.0
В	Reel Inner Diameter	100.0±1.5
С	Spindle Hole Diameter	13.0 +0.5/-0.2
D	Key Slit Width	2.0±0.5
T1	Space Between Flange	16.8 +0.3/-0.2
T2	Reel Thickness	22.2±0.2

### SOP 20W

Symbol	Description	Dimensions in mm
А	Reel Outer Diameter	330.0±1.0
В	Reel Inner Diameter	100.0±1.5
С	Spindle Hole Diameter	13.0 +0.5/-0.2
D	Key Slit Width	2.0±0.5
T1	Space Between Flange	24.8 +0.3/-0.2
T2	Reel Thickness	30.2±0.2



# **Carrier Tape Dimensions**



### 8888888 IC package pin 1 and the reel holes are located on the same side.

# SOP 16N (150mil)

Symbol	Description	Dimensions in mm
W	Carrier Tape Width	16.0±0.3
Р	Cavity Pitch	8.0±0.1
E	Perforation Position	1.75±0.10
F	Cavity to Perforation (Width Direction)	7.5±0.1
D	Perforation Diameter	1.55 +0.10/-0.00
D1	Cavity Hole Diameter	1.50 +0.25/-0.00
P0	Perforation Pitch	4.0±0.1
P1	Cavity to Perforation (Length Direction)	2.0±0.1
A0	Cavity Length	6.5±0.1
B0	Cavity Width	10.3±0.1
K0	Cavity Depth	2.1±0.1
t	Carrier Tape Thickness	0.30±0.05
С	Cover Tape Width	13.3±0.1

# SOP 20W

Symbol	Description	Dimensions in mm
W	Carrier Tape Width	24.0 +0.3/-0.1
Р	Cavity Pitch	12.0±0.1
E	Perforation Position	1.75±0.10
F	Cavity to Perforation (Width Direction)	11.5±0.1
D	Perforation Diameter	1.5 +0.1/-0.0
D1	Cavity Hole Diameter	1.50 +0.25/-0.00
P0	Perforation Pitch	4.0±0.1
P1	Cavity to Perforation (Length Direction)	2.0±0.1
A0	Cavity Length	10.8±0.1
В0	Cavity Width	13.3±0.1
K0	Cavity Depth	3.2±0.1
t	Carrier Tape Thickness	0.30±0.05
С	Cover Tape Width	21.3±0.1



# SSOP 20S (150mil)

Symbol	Description	Dimensions in mm
W	Carrier Tape Width	16.0 +0.3/-0.1
Р	Cavity Pitch	8.0±0.1
E	Perforation Position	1.75±0.10
F	Cavity to Perforation (Width Direction)	7.5±0.1
D	Perforation Diameter	1.5 +0.1/-0.0
D1	Cavity Hole Diameter	1.50 +0.25/-0.00
P0	Perforation Pitch	4.0±0.1
P1	Cavity to Perforation (Length Direction)	2.0±0.1
A0	Cavity Length	6.5±0.1
В0	Cavity Width	9.0±0.1
K0	Cavity Depth	2.3±0.1
t	Carrier Tape Thickness	0.30±0.05
С	Cover Tape Width	13.3±0.1

# SSOP 20N (209mil)

Symbol	Description	Dimensions in mm
W	Carrier Tape Width	16.0 <sup>+0.3/-0.1</sup>
Р	Cavity Pitch	12.0±0.1
E	Perforation Position	1.75±0.10
F	Cavity to Perforation (Width Direction)	7.5±0.1
D	Perforation Diameter	1.5 +0.1/-0.0
D1	Cavity Hole Diameter	1.50 +0.25/-0.00
P0	Perforation Pitch	4.0±0.1
P1	Cavity to Perforation (Length Direction)	2.0±0.1
A0	Cavity Length	7.1±0.1
В0	Cavity Width	7.2±0.1
К0	Cavity Depth	2.0±0.1
t	Carrier Tape Thickness	0.30±0.05
С	Cover Tape Width	13.3±0.1



Copyright © 2009 by HOLTEK SEMICONDUCTOR INC.

The information appearing in this Data Sheet is believed to be accurate at the time of publication. However, Holtek assumes no responsibility arising from the use of the specifications described. The applications mentioned herein are used solely for the purpose of illustration and Holtek makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise. Holtek's products are not authorized for use as critical components in life support devices or systems. Holtek reserves the right to alter its products without prior notification. For the most up-to-date information, please visit our web site at http://www.holtek.com.tw.