

Digital Servo Flash MCU with Driver

HT45F4830

Revision: V1.30 Date: December 14, 2017

www.holtek.com



Table of Contents

Features	
CPU Features	
Peripheral Features	
General Description	
Block Diagram	. 7
Pin Assignment	. 8
Pin Description	. 8
Absolute Maximum Ratings	. 9
D.C. Characteristics	10
A.C. Characteristics	11
A/D Converter Electrical Characteristics	12
Reference Voltage Electrical Characteristic	12
LVR Electrical Characteristics	
LDO Electrical Characteristics	13
H-Bridge Driver Electrical Characteristics	14
Level Shifter Electrical Characteristics	
Power on Reset Electrical Characteristics	14
System Architecture	15
Clocking and Pipelining	
Program Counter	16
Stack	17
Arithmetic and Logic Unit – ALU	17
Flash Program Memory	
Structure	
Special Vectors	
Look-up Table	
Table Program Example In Circuit Programming – ICP	
On-Chip Debug Support – OCDS	
RAM Data Memory	
General Purpose Data Memory	
Special Purpose Data Memory	
Special Function Register Description	25
Indirect Addressing Registers – IAR0, IAR1	25
Memory Pointers – MP0, MP1	
Bank Pointer – BP	
Accumulator – ACC	
Program Counter Low Register – PCL	26



L	ook-up Table Registers – TBLP, TBLH	26
S	Status Register – STATUS	27
EEP	ROM Data Memory	29
	EPROM Data Memory Structure	
E	EPROM Registers	29
R	Reading Data from the EEPROM	31
V	Vriting Data to the EEPROM	31
V	Vrite Protection	31
E	EPROM Interrupt	31
Р	Programming Considerations	32
Osc	illators	33
С	Dscillator Overview	33
S	System Clock Configurations	33
Н	ligh Speed Internal RC Oscillator – HIRC	34
Ir	nternal 32kHz Oscillator – LIRC	34
Ope	rating Modes and System Clocks	34
-	System Clocks	
S	System Operation Modes	35
	Control Register	
C	Dperating Mode Switching	38
S	Standby Current Considerations	42
V	Vake-up	42
Wate	chdog Timer	43
	chdog Timer	
V	•	43
V V	Vatchdog Timer Clock Source	43 43
V V V	Vatchdog Timer Clock Source Vatchdog Timer Control Register Vatchdog Timer Operation	43 43 44
۷ ۷ ۲	Vatchdog Timer Clock Source Vatchdog Timer Control Register	43 43 44 45
v v v Rese	Vatchdog Timer Clock Source Vatchdog Timer Control Register Vatchdog Timer Operation et and Initialisation	43 43 44 45
ע ע Res e R R	Vatchdog Timer Clock Source	43 43 44 45 45 47
V V Reso R R Inpu	Vatchdog Timer Clock Source	43 43 44 45 45 47 49
V V Rese R R Inpu	Vatchdog Timer Clock Source	43 43 44 45 45 47 49
V V Reso R R Inpu P	Vatchdog Timer Clock Source	43 43 44 45 45 47 49 50
V V Reso R R R R Inpu P V	Vatchdog Timer Clock Source	43 43 44 45 45 47 49 50 50
ע ע ע ר ר ר ר ר ר ר ר ר ר ר ר ר ר ר ר ר	Vatchdog Timer Clock Source	43 43 44 45 45 47 49 50 50 51
V V Rese R R R R Inpu P I/ P I/	Vatchdog Timer Clock Source	43 44 45 45 47 49 50 50 51 52
ע ע ע ר ר ר ר ר ר ר ר ר ר ר ר ר ר ר ר ר	Vatchdog Timer Clock Source	43 44 45 45 47 49 50 50 51 52 52
V V Reso R R R Inpu P I/ P V/ P Time	Vatchdog Timer Clock Source	43 44 45 45 47 49 50 50 51 52 52 52 53
V V Reso R R R R Inpu P I// P I// P Time	Vatchdog Timer Clock Source	43 44 45 45 47 49 50 50 51 52 52 52 53 53
V V Reso R R R Inpu P V V P V V P Time	Vatchdog Timer Clock Source	43 43 44 45 45 47 49 50 50 51 52 52 52 53 53
V V Reso R R R Inpu P I/ P V V P Time	Vatchdog Timer Clock Source. Vatchdog Timer Operation et and Initialisation et and Initialisation Reset Functions Reset Initial Conditions ht/Output Ports Pull-high Resistors Port A Wake-up Port Control Registers Pin-shared Functions Pin Structures Programming Considerations er Module – TM Introduction M Operation M Operation M Clock Source.	43 44 45 45 47 49 50 51 52 52 53 53 53 53
V V Reso R R R Inpu P V V P V V P IV P IV P IV T T T T T	Vatchdog Timer Clock Source	 43 43 44 45 45 47 49 50 51 52 53 53 54
V V Reso R R R R Inpu P V P V V P Time Ir T T T T T	Vatchdog Timer Clock Source. Vatchdog Timer Operation et and Initialisation et and Initialisation Reset Functions Reset Initial Conditions ht/Output Ports Pull-high Resistors Port A Wake-up Port Control Registers Pin-shared Functions Pin Structures Programming Considerations er Module – TM Introduction M Operation M Operation M Clock Source.	43 44 45 45 47 49 50 51 52 53 53 53 53 54 54 54

December 14, 2017



Periodic Type TM – PTM	. 56
Periodic TM Operation	56
Periodic Type TM Register Description	57
Periodic Type TM Operating Modes	63
Analog to Digital Converter	. 75
A/D Converter Overview	
A/D Converter Register Description	76
A/D Converter Operation	79
A/D Converter Reference Voltage	80
A/D Converter Input Signals	80
Conversion Rate and Timing Diagram	81
Summary of A/D Conversion Steps	82
Programming Considerations	83
A/D Conversion Function	83
A/D Conversion Programming Examples	84
LDO Divider Circuit	. 86
H-Bridge Driver	86
Complementary Output Control	
High Voltage Output Driver	
High Voltage Output Read Back Circuit	
Interrupts	
Interrupt Registers	
Interrupt Operation	
External Interrupt	
Thermal Protection Interrupt	
Time Base Interrupts	
EEPROM Write Interrupt	
Multi-function Interrupt	101
A/D Converter Interrupt	101
Timer Module Interrupts	101
Interrupt Wake-up Function	102
Programming Considerations	102
Application Circuits	103
Instruction Set	
Introduction	
Instruction Timing	
Moving and Transferring Data	
Arithmetic Operations	
Logical and Rotate Operation	
Branches and Control Transfer	
Bit Operations	
Table Read Operations	105
Other Operations	105

Instruction Set Summary	
Table Conventions	
Instruction Definition	108
Package Information	117
8-pin SOP-EP (Exposed Pad) (150mil) Outline Dimensions	
16-pin NSOP (150mil) Outline Dimensions	



Features

CPU Features

- Operating Voltage
 - V_{DD}=3V
 - V_{CC1} =3.5V~10V (for products using up to two lithium batteries)
- Up to 0.5 μs instruction cycle with 8MHz system clock at V_{DD}=3V
- · Power down and wake-up functions to reduce power consumption
- Two Oscillators
 - Internal 8MHz High Speed Oscillator HIRC
 - Internal 32kHz Low Speed Oscillator LIRC
- Multi-mode operation: NORMAL, SLOW, IDLE and SLEEP
- All instructions executed in one or two instruction cycles
- Table read instructions
- 63 powerful instructions
- 4-level subroutine nesting
- Bit manipulation instruction

Peripheral Features

- Flash Program Memory: 2K×16
- RAM Data Memory: 128×8
- True EEPROM Memory: 32×8
- Watchdog Timer function
- 2 bidirectional I/O lines
- One pin-shared external interrupt
- Multiplie Timer Modules for time measure, compare match output, capture input, PWM output and single pulse output functions
- Dual Time-Base functions for generation of fixed time interrupt signals
- 2 external channels 12-bit resolution A/D converter
- H-Bridge Driver
 - Complementary output control
 - + High voltage output driver with thermal protection
- Internal LDO output: 3.0V
- Low voltage reset function
- Flash program memory can be re-programmed up to 100,000 times
- Flash program memory data retention > 10 years
- True EEPROM data memory can be re-programmed up to 1,000,000 times
- True EEPROM data memory data retention > 10 years
- Package type: 8-pin SOP-EP



General Description


The HT45F4830 device is dedicated for products using up to two lithium batteries or digital servo applications. It is a Flash Memory type 8-bit high performance RISC architecture microcontroller. Offering users the convenience of Flash Memory multi-programming features, the device also includes a wide range of functions and features. Other memory includes an area of RAM Data Memory as well as an area of true EEPROM memory for storage of non-volatile data such as serial numbers, calibration data etc.

Analog features include a multi-channel 12-bit A/D converter function and an internal LDO for power supply. One extremely flexible Timer Module provides timing, pulse generation, capture input, compare match output and PWM generation functions. Protective features such as an internal Watchdog Timer and Low Voltage Reset coupled with excellent noise immunity and ESD protection ensure that reliable operation is maintained in hostile electrical environments.

An internal high speed oscillator and an internal low speed oscillator are provided, they are fully integrated system oscillators and require no external components for their implementation.


The inclusion of complementary output control and high voltage output driver circuits, flexible I/O programming features, Time-Base functions along with many other features ensure that the device will find excellent use in digital servo applications although the device will also lend itself for use in a range of other related applications.

Block Diagram





Pin Assignment



- Note: 1. If the pin-shared pin functions have multiple outputs simultaneously, the desired pin-shared function is determined by the corresponding software control bits.
 - 2. The OCDSDA and OCDSCK pins are used as the OCDS dedicated pins and as such are only available for the HT45V4830 EV device.

Pin Description

The function of each pin is listed in the following table, however the details behind how each pin is configured is contained in other sections of the datasheet.

Pin Name	Function	OP	I/T	O/T	Description
	PA0	PAWU PAPU PAS0	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up
PA0/PTP0I/AN0/	PTP0I	PAS0	ST		PTM0 capture input
VREF/ICPDA	AN0	PAS0	AN	_	A/D Converter external input channel 0
	VREF	PAS0	AN		A/D Converter external reference input
	ICPDA	_	ST	CMOS	In-circuit programming data/address pin
	PA2	PAWU PAPU PAS0	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up
PA2/INT/PTP1I/ AN1/	INT	PAS0 INTEG	ST	_	External interrupt input
VREFI/ICPCK	PTP1I	PAS0	ST	_	PTM1 capture input
	AN1	PAS0	AN	_	A/D Converter external input channel 1
	VREFI	PAS0	AN	_	PGA input for A/D Converter reference
	ICPCK	_	ST	CMOS	In-circuit programming clock pin
Px0	Px0	_	—	AN	High voltage output 0
Px1	Px1	_	—	AN	High voltage output 1
VCC1	VCC1	_	PWR	_	High voltage driver power supply
VSS1	VSS1	_	PWR	_	High voltage driver ground
VCC2	VCC2		PWR	_	High voltage positive power for LDO input voltage



Pin Name	Function	OP	I/T	O/T	Description		
VDD/AVDD	VDD	_	PWR	_	Digital positive power supply		
VDD/AVDD	AVDD	—	PWR	_	Analog positive power supply		
VSS			PWR		Digital negative power supply		
VSS/AVSS/VSS2	AVSS	—	PWR	_	Analog negative power supply		
	VSS2		PWR	_	High voltage negative power supply		
The following pins are only for the HT45V4830							
NC NC –			_	_	No connection		
OCDSCK OCDSCK —		ST	_	OCDS Clock Line for EV device only			
OCDSDA	OCDSDA	_	ST CMOS OCDS Data/Adress Line for EV device only		OCDS Data/Adress Line for EV device only		
Legend: I/T: Input type: O/T: Output type							

O/T: Output type 1: Input type; ege OP: Optional register option ST: Schmitt Trigger input PWR: Power; CMOS: CMOS output; AN: Analog Signal

Absolute Maximum Ratings

Supply Voltage	$V_{\rm SS}$ -0.3V to $V_{\rm SS}$ +6.0V
Input Voltage	V_{SS} =0.3V to V_{DD} =0.3V
Storage Temperature	50°C to 125°C
Operating Temperature	
I _{OL} Total	
I _{OH} Total	
Total Power Dissipation	

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.



D.C. Characteristics

			Test Conditions					
Symbol	Parameter	VDD	Conditions	Min.	Тур.	Max.	Unit	
	Operating Voltage (HIRC)	_	f _{sys} =8MHz	2.2		5.5	V	
V _{DD}	Operating Voltage (LIRC)	_	fsys=32kHz	2.2	_	5.5	V	
	Operating Current (LIRC)	3V	No load, f _{SYS} =f _{LIRC} =32kHz, All peripherals off, WDT enable, LVR enable		20	30	μA	
		3V	No load, f _{SYS} =f _{HRC} /2, All peripherals off, WDT enable, LVR enable	_	1.0	1.5	mA	
		3V	No load, f _{SYS} =f _{HIRC} /4,	_	0.9	1.3		
		5V	All peripherals off, WDT enable, LVR enable	_	1.3	1.8	mA	
I _{DD}	Operating Current (LIPC)	3V	No load, f _{SYS} =f _{HRC} /8, All peripherals off, WDT enable, LVR enable	_	0.8	1.1	mA	
	Operating Current (HIRC)	3V	No load, f _{SYS} =f _{HIRC} /16, All peripherals off, WDT enable, LVR enable	_	0.7	1.0	mA	
		3V	No load, f _{SYS} =f _{HIRC} /32, All peripherals off, WDT enable, LVR enable	_	0.6	0.9	mA	
		3V	No load, f _{SYS} =f _{HIRC} /64, All peripherals off, WDT enable, LVR enable	_	0.5	0.8	mA	
	Standby Current (SLEEP mode)	3V	No load, All peripherals off, f_{SUB} off, WDT enable, LVR disable	_	1.3	5.0	μA	
I _{STB}	Standby Current (IDLE0 mode)	3V	No load, All peripherals off, f _{SUB} on, WDT enable, LVR disable		1.3	3.0	3.0 µA	
ISIB	Standby Current (IDLE1 mode)	3V	No load, All peripherals off, $f_{SYS}=f_{HIRC}=8MHz$, f_{SUB} on, WDT enable	_	0.8	1.6	mA	
VIL	Input Low Voltage for I/O Ports (PA0/PA2)	3V		0	_	0.75	v	
	, , , , , , , , , , , , , , , , , , ,	-		0		0.2V _{DD}		
VIH	Input High Voltage for I/O Ports (PA0/PA2)	3V	_	2.25 0.8V _{DD}		3.00 V _{DD}	V	
Iol	I/O Port Sink Current (PA0/PA2)	3V	V _{OL} =0.1V _{DD}	15.5	31	-	mA	
Іон	I/O Port Source Current (PA0/PA2)	3V	V _{OH} =0.9V _{DD}	-3.5	-7.0	_	mA	
Vol	Output Low Voltage for I/O Ports (PA0/PA2)	3V	I _{oL} =16mA	_	_	0.3	V	
Vон	Output High Voltage for I/O Ports (PA0/PA2)	3V	I _{он} =-5.5mA	2.7	_	_	V	
LEAK	Input Leakage Current	3V	VIN=VDD or VIN=VSS	_	_	±1	μA	
Rph	Pull-high Resistance for I/O Ports (PA0/PA2)	3V	_	20	60	100	kΩ	



A.C. Characteristics

	_	Те	st Conditions		Тур.	Max.	Unit
Symbol	Parameter	VDD	Condition	Min.			
	System Clock (HIRC)	2.2V~5.5V	f _{sys} =f _{нiRC} =8MHz	_	8	—	MHz
fsys	System Clock (LIRC)	2.2V~5.5V	f _{sys} =f _{linc} =32kHz	_	32	_	kHz
		3V	Ta=25°C	-1.0%	8	+1.0%	
func	High Speed Internal RC Oscillator	2.2V~5.5V	Ta=25°C	-1.5%	8	+1.5%	MHz
HIRC	(HIRC trim at V _{DD} =3V)	3V	Ta= -40°C ~ 85°C	-2.0%	8	+2.0%	b
		2.2V~5.5V	Ta= -40°C ~ 85°C	-3.0%	8	+3.0%	
f _{LIRC}	Low Speed Internal RC Oscillator (LIRC)	2.2V~5.5V	Ta= -40°C ~ 85°C	8	32	50	kHz
f _{тмськ}	PTM Maximum Timer Clock Source Frequency	3V	_	_	_	1	f _{sys}
t _{CPW}	PTM Minimum Capture Pulse Width	_		2	_	—	t _{TMCLK}
t _{трі}	PTPnI Capture Input Pin Minimum Pulse Width	_	_	0.1	_	_	μs
tint	External Interrupt Minimum Pulse Width	_	_	0.3	_	_	μs
t _{RSTD}	System Reset Delay Time (Power-on Reset, LVR Reset, WDTC Software Reset)	_	_	25	50	100	ms
	System Reset Delay Time (WDT time-out Reset)	_	_	8.3	16.7	33.3	ms
	System Start-up Timer Period		f _{SYS} =f _{HIRC} ~ f _{HIRC} /64	16	_	—	t _{HIRC}
	(Wake-up from Power-down and f _{sys} off at Power-down)	_	f _{SYS} =f _{LIRC}	2	_	—	t _{LIRC}
	System Start-up Timer Period		f _{SYS} =f _{HIRC} ~ f _{HIRC} /64	2	_	_	t _{HIRC}
t _{ss⊤}	(Wake-up from Power-down and $f_{\mbox{\scriptsize SYS}}$ on at Power-down)		f _{SYS} =f _{LIRC}	2	_	_	tLIRC
	System Start-up Timer Period (Slow Mode ↔ Normal Mode)	—	$\begin{array}{l} f_{\text{HIRC}} \text{ off} \rightarrow \text{on} \\ (\text{HIRCF=1}) \end{array}$	16	—	—	t _{HIRC}
	System Start-up Timer Period (WDT time-out Reset)	_	—	0	_	_	tн
tsreset	Software Reset Width to Reset			45	90	180	μs
t _{DEW}	Data EEPROM Write Time	_	_	_	2	7	ms

Note: $t_{TMCLK}=1/f_{TMCLK}$



A/D Converter Electrical Characteristics

			Test Conditions				
Symbol	Parameter	VDD	Conditions	Min.	Тур.	Max.	Unit
V _{DD}	A/D Converter Operating Voltage	_		2.7		5.5	V
VADI	A/D Converter Input Voltage	_		0		VREF	V
VREF	A/D Converter Reference Voltage	_	_	2		V _{DD}	V
	Differential Neg linearity	3V	SAINS[3:0]=0000B, SAVRS[1:0]=01B, V _{REF} =V _{DD} , t _{ADCK} =0.5µs		_	±3	LSB
DNL Differential Non-linearity	Differential Non-linearity	3V	SAINS[3:0]=0000B, SAVRS[1:0]=01B, V _{REF} =V _{DD} , t _{ADCK} =10µs	_	_	±3	LSB
INL Integral Non-linearity		3V	SAINS[3:0]=0000B, SAVRS[1:0]=01B, V _{REF} =V _{DD} , t _{ADCK} =0.5µs	_	_	±4	LSB
	3V	SAINS[3:0]=0000B, SAVRS[1:0]=01B, V _{REF} =V _{DD} , t _{ADCK} =10µs		_	±4	LSB	
I _{ADC}	Additional Current for A/D Converter Enable	3V	No load, t _{ADCK} =0.5µs	_	0.2	0.4	mA
t _{ADCK}	A/D Converter Clock Period	_	_	0.5	_	10	μs
tadc	A/D Conversion Time (Include Sample and Hold Time)	_	_	_	16	_	t adck
t _{ADS}	A/D Converter Sample Time	_	_	_	4	—	t adck
t _{on2st}	A/D Converter On-to-Start Time	_	_	4	_	—	μs
GERR	A/D Converter Gain Error	3V	SAINS[3:0]=0000B, SAVRS[1:0]=01B, V _{REF} =V _{DD}	-4	_	+4	LSB
OSRR	A/D Converter Offset Error	3V	SAINS[3:0]=0000B, SAVRS[1:0]=01B, V _{REF} =V _{DD}	-4	_	+4	LSB
IPGA	Additional Current for PGA Enable	3V	No load	_	250	500	μA
Vсм	PGA Common Mode Voltage Range	3V	_	V _{ss} -0.3	_	V _{DD} -1.4	V
Vor	PGA Maximum Output Voltage Range	3V		V _{ss} +0.1	_	V _{DD} -0.1	V
Ga	PGA Gain Accuracy	_	Gain=1, 2, 3, 4	-5		+5	%

Reference Voltage Electrical Characteristic

Symbol	Parameter		Test Conditions	Min.	Тур.	Max.	Unit
Symbol		VDD	Conditions				Unit
V _{BG}	Bandgap Reference Voltage	—	_	-5%	1.04	+5%	V

Note: The V_{BG} voltage is also used as one of the A/D converter PGA inputs.



Ta=25°C

LVR Electrical Characteristics

Symbol	Parameter		Test Conditions	Min.	Тур.	Max.	Unit
	Farameter	V _{DD}	Conditions	IVIIII.	Typ.	iviax.	Unit
V _{LVR}	Low Voltage Reset Voltage	_	LVR Enable	-5%	2.1	+5%	V
t _{LVR}	Low Voltage Width to Reset	—	—	160	320	640	μs

LDO Electrical Characteristics

VIN=VOUT(Norminal)+1V, CLOAD=10µF+0.1µF, Ta= -40°C~85°C, unless otherwise specify

Or make at	Demonstern		Test Conditions	Min.	True	Mary	Unit
Symbol	Parameter	VIN	V _{IN} Conditions		Тур.	Max.	Unit
VIN	Input Voltage	-			6.0	10	V
		-	Ta=25°C, I _{LOAD} =1mA, V _{OUT} =3.0V	-2%	3.0	2%	V
Vout	Output Voltage	_	Ta= -40°C ~ 85°C, I _{LOAD} =1mA, V _{OUT} =3.0V	-5%	3.0	5%	V
ΔV_{LOAD}	Load Regulation ^(Note 1)	-	$1mA \le I_{LOAD} \le 70mA$,	—	0.015	0.033	%/mA
		-	$\Delta V_{OUT}=2\%$, ILOAD=1mA	_	20	_	mV
VDROP	Dropout Voltage ^(Note 2)	-	$\Delta V_{OUT}=2\%$, I _{LOAD} =10mA	—	100	—	mV
V DROP	Dropout Voltage("		$V_{IN}=V_{OUT}$ + 1.5V, ΔV_{OUT} =2%, I_{LOAD} =70mA	_	600	1000	mV
		_	$V_{IN}=V_{OUT}$ + 1V, $V_{OUT}=3V$, $\Delta V_{OUT}=-3\%$	35	_	_	mA
Іоит	Output Current	_	$V_{IN}=V_{OUT} + 2V, V_{OUT}=3V,$ $\Delta V_{OUT}= -3\%$	70	_	_	mA
lα	Quiescent Current	12V	No load	_	5	7	μA
ΔV_{LINE}	Line Regulation	_	$\label{eq:Vout} \begin{split} V_{\text{OUT}} + 1V &\leq V_{\text{IN}} \leq 12V, \\ I_{\text{LOAD}} &= 1 \text{mA} \end{split}$	_	_	0.2	%/V
тс	Temperature Coefficient	_	Ta= -40°C ~ 85°C, I _{LOAD} =10mA	_	±1.5	±2	mV/°C
I _{SD}	Shutdown Current	-	LDO disable	_	_	1	μA
$\Delta V_{OUT_}$	Output Voltage Ripple	6V	ILOAD=10mA	_	_	40	mV
RR	Ripple Rejection ^(Note 3)	_	$- \frac{V_{IN}=10V_{DC}+2V_{P-P(AC)}}{I_{LOAD} \le 70 \text{mA}, \text{ f}=120 \text{Hz}}$		_	_	dB
ILIMIT	Current Limit	6V	ΔV _{OUT} = -10%	225	380	_	mA
t start	LDO Startup Time	6V	ILOAD=1mA, VOUT settle to ± 5%		_	10	ms

Note: 1. Load regulation is measured at a constant junction temperature, using pulse testing with a low ON time and is guaranteed up to the maximum power dissipation. Power dissipation is determined by the input/ output differential voltage and the output current. Guaranteed maximum power dissipation will not be available over the full input/output range. The maximum allowable power dissipation at any ambient temperature is $P_D=(T_{J(MAX)}-Ta)/\theta_{JA}$.

2. Dropout voltage is defined as the input voltage minus the output voltage that produces a 2% change in the output voltage from the value at appointed $V_{\rm IN}$.

3. RR=20×log($\Delta V_{IN}/\Delta V_{OUT}$).



H-Bridge Driver Electrical Characteristics

					V _{DD} :	=3.0V, T	a=25°C		
Symbol	Parameter	Test Conditions			Tun	Max.	Unit		
Symbol	Farameter	VDD	/ _{DD} Conditions		/ _{DD} Conditions		Тур.	Wax.	Unit
VIN	Input voltage	—	—	3.5	_	10	V		
Іон	Source Current for High Voltage Driving Output	_	V _{IN} =6V, V _{OH} =0.9×V _{IN} , HBCC[1:0]=11B	-600	-800	_	mA		
lol	Sink Current for High Voltage Driving Output	_	V _{IN} =6V, V _{OL} =0.1×V _{IN} , HBCC[1:0]=11B	600	800	_	mA		
VIH	Input High Voltage for High Voltage Driving Output	_	_	0.7V _{IN}	—	VIN	V		
VIL	Input Low Voltage for High Voltage Driving Output	_	_	0		0.3V _{IN}	V		
T _{PRT}	Thermal Protection Temperature	_	_	77.5	155	232.5	°C		

Level Shifter Electrical Characteristics


Ta=25°C

Symbol	Parameter		Test Conditions	Min.	Typ.	Max.	Unit
Symbol	Farameter	VDD	Conditions	IVIIII.	Typ.	wax.	Unit
VIN	Input Voltage	—	—	3.5	_	10	V
V _{CC20}	VCC2O Accuracy	—	V _{CC2} =3.1V ~ 12V, SACLK=f _{SYS} /8	- 5%	0.2V _{CC2}	+ 5%	V

Power on Reset Electrical Characteristics

Ta=25°C

Symbol	Parameter		est Conditions	Min.	Turn	Max.	Unit
Symbol			Conditions	IVIII.	Тур.	wax.	Unit
V _{POR}	V _{DD} Start Voltage to Ensure Power-on Reset	—	—	—	—	100	mV
RRPOR	VDD Rising Rate to Ensure Power-on Reset	_	_	0.035	_		V/ms
t _{POR}	Minimum Time for V_{DD} Stays at V_{POR} to Ensure Power-on Reset	_	_	1	_		ms






System Architecture

A key factor in the high-performance features of the Holtek range of microcontrollers is attributed to their internal system architecture. The device takes advantage of the usual features found within RISC microcontrollers providing increased speed of operation and Periodic performance. The pipelining scheme is implemented in such a way that instruction fetching and instruction execution are overlapped, hence instructions are effectively executed in one cycle, with the exception of branch or call instructions. An 8-bit wide ALU is used in practically all instruction set operations, which carries out arithmetic operations, logic operations, rotation, increment, decrement, branch decisions, etc. The internal data path is simplified by moving data through the Accumulator and the ALU. Certain internal registers are implemented in the Data Memory and can be directly or indirectly addressed. The simple addressing methods of these registers along with additional architectural features ensure that a minimum of external components is required to provide a functional I/O and A/D control system with maximum reliability and flexibility. This makes the device suitable for low-cost, high-volume production for controller applications

Clocking and Pipelining


The main system clock, derived from either a HIRC or LIRC oscillator is subdivided into four internally generated non-overlapping clocks, T1~T4. The Program Counter is incremented at the beginning of the T1 clock during which time a new instruction is fetched. The remaining T2~T4 clocks carry out the decoding and execution functions. In this way, one T1~T4 clock cycle forms one instruction cycle. Although the fetching and execution of instructions takes place in consecutive instruction cycles, the pipelining structure of the microcontroller ensures that instructions are effectively executed in one instruction cycle. The exception to this are instructions where the contents of the Program Counter are changed, such as subroutine calls or jumps, in which case the instruction will take one more instruction cycle to execute.




System Clock and Pipelining



For instructions involving branches, such as jump or call instructions, two machine cycles are required to complete instruction execution. An extra cycle is required as the program takes one cycle to first obtain the actual jump or call address and then another cycle to actually execute the branch. The requirement for this extra cycle should be taken into account by programmers in timing sensitive applications.





Program Counter

During program execution, the Program Counter is used to keep track of the address of the next instruction to be executed. It is automatically incremented by one each time an instruction is executed except for instructions, such as "JMP" or "CALL" that demand a jump to a non-consecutive Program Memory address. Only the lower 8 bits, known as the Program Counter Low Register, are directly addressable by the application program.

When executing instructions requiring jumps to non-consecutive addresses such as a jump instruction, a subroutine call, interrupt or reset, etc., the microcontroller manages program control by loading the required address into the Program Counter. For conditional skip instructions, once the condition has been met, the next instruction, which has already been fetched during the present instruction execution, is discarded and a dummy cycle takes its place while the correct instruction is obtained.

Program Counter								
Program Counter High byte	PCL Register							
PC10~PC8	PCL7~PCL0							


The lower byte of the Program Counter, known as the Program Counter Low register or PCL, is available for program control and is a readable and writeable register. By transferring data directly into this register, a short program jump can be executed directly, however, as only this low byte is available for manipulation, the jumps are limited to the present page of memory, that is 256 locations. When such program jumps are executed it should also be noted that a dummy cycle will be inserted. Manipulating the PCL register may cause program branching, so an extra cycle is needed to pre-fetch.



Stack

This is a special part of the memory which is used to save the contents of the Program Counter only. The stack is neither part of the data nor part of the program space, and is neither readable nor writeable. The activated level is indexed by the Stack Pointer, and is neither readable nor writeable. At a subroutine call or interrupt acknowledge signal, the contents of the Program Counter are pushed onto the stack. At the end of a subroutine or an interrupt routine, signaled by a return instruction, RET or RETI, the Program Counter is restored to its previous value from the stack. After a device reset, the Stack Pointer will point to the top of the stack.

If the stack is full and an enabled interrupt takes place, the interrupt request flag will be recorded but the acknowledge signal will be inhibited. When the Stack Pointer is decremented, by RET or RETI, the interrupt will be serviced. This feature prevents stack overflow allowing the programmer to use the structure more easily. However, when the stack is full, a CALL subroutine instruction can still be executed which will result in a stack overflow. Precautions should be taken to avoid such cases which might cause unpredictable program branching. If the stack is overflow, the first Program Counter save in the stack will be lost.



Arithmetic and Logic Unit – ALU

The arithmetic-logic unit or ALU is a critical area of the microcontroller that carries out arithmetic and logic operations of the instruction set. Connected to the main microcontroller data bus, the ALU receives related instruction codes and performs the required arithmetic or logical operations after which the result will be placed in the specified register. As these ALU calculation or operations may result in carry, borrow or other status changes, the status register will be correspondingly updated to reflect these changes. The ALU supports the following functions:

- · Arithmetic operations: ADD, ADDM, ADC, ADCM, SUB, SUBM, SBC, SBCM, DAA
- · Logic operations: AND, OR, XOR, ANDM, ORM, XORM, CPL, CPLA
- Rotation: RRA, RR, RRCA, RRC, RLA, RL, RLCA, RLC
- Increment and Decrement: INCA, INC, DECA, DEC
- Branch decision: JMP, SZ, SZA, SNZ, SIZ, SDZ, SIZA, SDZA, CALL, RET, RETI




Flash Program Memory

The Program Memory is the location where the user code or program is stored. For the device the Program Memory is Flash type, which means it can be programmed and re-programmed a large number of times, allowing the user the convenience of code modification on the same device. By using the appropriate programming tools, the Flash device offers users the flexibility to conveniently debug and develop their applications while also offering a means of field programming and updating.

Structure

The Program Memory has a capacity of $2K \times 16$ bits. The Program Memory is addressed by the Program Counter and also contains data, table information and interrupt entries. Table data, which can be setup in any location within the Program Memory, is addressed by a separate table pointer register.



Program Memory Structure

Special Vectors

Within the Program Memory, certain locations are reserved for the reset and interrupts. The location 000H is reserved for use by the device reset for program initialisation. After a device reset is initiated, the program will jump to this location and begin execution.

Look-up Table

Any location within the Program Memory can be defined as a look-up table where programmers can store fixed data. To use the look-up table, the table pointer must first be setup by placing the address of the look up data to be retrieved in the table pointer register, TBLP. This register defines the total address of the look-up table.

After setting up the table pointer, the table data can be retrieved from the Program Memory using the "TABRDC[m]" or "TABRDL[m]" instructions, respectively. When the instruction is executed, the lower order table byte from the Program Memory will be transferred to the user defined Data Memory register [m] as specified in the instruction. The higher order table data byte from the Program Memory will be transferred to the TBLH special register. Any unused bits in this transferred higher order byte will be read as "0".

The accompanying diagram illustrates the addressing data flow of the look-up table.






Table Program Example

The following example shows how the table pointer and table data is defined and retrieved from the microcontroller. This example uses raw table data located in the Program Memory which is stored there using the ORG statement. The value at this ORG statement is "700H" which refers to the start address of the last page within the 2K words Program Memory of the device. The table pointer is setup here to have an initial value of "06H". This will ensure that the first data read from the data table will be at the Program Memory address "706H" or 6 locations after the start of the last page. Note that the value for the table pointer is referenced to the first address of the last page if the "TABRDL [m]" instruction is being used. The high byte of the table data which in this case is equal to zero will be transferred to the TBLH register automatically when the "TABRDL [m]" instruction is executed.

Because the TBLH register is a read-only register and cannot be restored, care should be taken to ensure its protection if both the main routine and Interrupt Service Routine use table read instructions. If using the table read instructions, the Interrupt Service Routines may change the value of the TBLH and subsequently cause errors if used again by the main routine. As a rule it is recommended that simultaneous use of the table read instructions should be avoided. However, in situations where simultaneous use cannot be avoided, the interrupts should be disabled prior to the execution of any main routine table-read instructions. Note that all table related instructions require two instruction cycles to complete their operation.

Table Read Program Example

bio Roda i rogram	•
tempreg1 db ?	; temporary register #1
tempreg2 db ?	; temporary register #2
:	
mov a,06h	; initialise low table pointer - note that this address is referenced
mov tblp,a	; to the last page or present page
:	
tabrdl tempregl	; transfers value in table referenced by table pointer data at program ; memory address "706H" transferred to tempreg1 and TBLH
dec tblp	; reduce value of table pointer by one
tabrdl tempreg2	; transfers value in table referenced by table pointer
	; data at program memory address "705H" transferred to tempreg2 and TBLH
	; in this example the data "1AH" is transferred to tempreg1 and data
"OFH"	
0111	to posistan temporal the value MOOTH will be transformed to the bigh
	; to register tempreg2, the value "OOH" will be transferred to the high
	; byte register TBLH
:	
org 700h	; sets initial address of program memory
dc 00Ah, 00Bh, 000	Ch, OODh, OOEh, OOFh, OlAh, OlBh



:



In Circuit Programming – ICP


The provision of Flash type Program Memory provides the user with a means of convenient and easy upgrades and modifications to their programs on the same device. As an additional convenience, Holtek has provided a means of programming the microcontroller in-circuit using a 4-pin interface. This provides manufacturers with the possibility of manufacturing their circuit boards complete with a programmed or un-programmed microcontroller, and then programming or upgrading the program at a later stage. This enables product manufacturers to easily keep their manufactured products supplied with the latest program releases without removal and re-insertion of the device.

Holtek Write Pins	MCU Programming Pins	Function
ICPDA	PA0	Programming Serial Data/Address
ICPCK	PA2	Programming Serial Clock
VDD	VDD	Power Supply
VSS	VSS	Ground

The Holtek Flash MCU to Writer Programming Pin correspondence table is as follows:

The Program Memory and EEPROM data memory can both be programmed serially in-circuit using this 4-wire interface. Data is downloaded and uploaded serially on a single pin with an additional line for the clock. Two additional lines are required for the power supply and ground. The technical details regarding the in-circuit programming of the device are beyond the scope of this document and will be supplied in supplementary literature.

During the programming process, taking control of the ICPDA and ICPCK pins for data and clock programming purposes. The user must there take care to ensure that no other outputs are connected to these two pins.



Note: * may be resistor or capacitor. The resistance of * must be greater than $1k\Omega$ or the capacitance of * must be less than 1nF.



On-Chip Debug Support – OCDS

There is an EV chip named HT45V4830 which is used to emulate the HT45F4830. The EV chip device provides an "On-Chip Debug" function to debug the corresponding MCU device during the development process. The EV chip and the actual MCU device are almost functionally compatible except for the "On-Chip Debug" function. Users can use the EV chip device to emulate the real chip device behavior by connecting the OCDSDA and OCDSCK pins to the Holtek HT-IDE development tools. The OCDSDA pin is the OCDS Data/Address input/output pin while the OCDSCK pin is the OCDS clock input pin. When using the EV device during debug, if there are other pin functions which are shared with the OCDSDA and OCDSCK pins, then these functions will have no effect in the EV chip. The two OCDS pins, which are pin-shared with the ICP programming pins, are still used as Flash Memory programming pins for ICP. For a more detailed OCDS description, refer to the corresponding document named "Holtek e-Link for 8-bit MCU OCDS User's Guide".

Holtek e-Link Pins	EV Chip Pins	Pin Description
OCDSDA	OCDSDA	On-chip Debug Support Data/Address input/output
OCDSCK	OCDSCK	On-chip Debug Support Clock input
VDD	VDD	Power Supply
GND	VSS	Ground




RAM Data Memory

The Data Memory is a volatile area of 8-bit wide RAM internal memory and is the location where temporary information is stored.

Structure

Divided into two sections, the first of these is an area of RAM, known as the Special Function Data Memory. Here are located registers which are necessary for correct operation of the device. Many of these registers can be read from and written to directly under program control, however, some remain protected from user manipulation. The second area of Data Memory is known as the General Purpose Data Memory, which is reserved for general purpose use. All locations within this area are read and write accessible under program control.

The overall Data Memory is subdivided into two banks. The Special Purpose Data Memory registers are accessible in Bank 0, with the exception of the EEC register at address 40H, which is only accessible in Bank 1. Switching between the different Data Memory banks is achieved by setting the Bank Pointer to the correct value. The start address of the Data Memory is the address 00H.



General Purpose Data Memory

There are 128 bytes of General Purpose Data Memory which are located at 80H~FFH in Bank 0. All microcontroller programs require an area of read/write memory where temporary data can be stored and retrieved for use later. It is this area of RAM memory that is known as General Purpose Data Memory. This area of Data Memory is fully accessible by the user programing for both reading and writing operations. By using the bit operation instructions individual bits can be set or reset under program control giving the user a large range of flexibility for bit manipulation in the Data Memory.

Special Purpose Data Memory

This area of Data Memory is where registers, necessary for the correct operation of the microcontroller, are stored. Most of the registers are both readable and writeable but some are protected and are readable only, the details of which are located under the relevant Special Function Register section. Note that for locations that are unused, any read instruction to these addresses will return the value "00H".



	Bank 0	Bank 1	1 401	Bank 0	Bank
00H	IAR0		40H		EEC
01H	MP0		41H	EEA	-
02H	IAR1		42H	EED	-
03H	MP1		43H		
04H	BP		44H	PTM1C0	1
05H	ACC		45H	PTM1C1	
06H	PCL		46H	PTM1C2	
07H	TBLP		47H	PTM1DL	
08H	TBLH		48H	PTM1DH	
09Н			49H	PTM1AL	
оан 🗌	STATUS		4AH	PTM1AH	
овн 🕅			4BH	PTM1BL	
осн 🥅	TBC		4CH	PTM1BH	
орн 🕅	WDTC		4DH	PTM1RPL	1
оен 🕅			4EH	PTM1RPH	
оғн 🕅	RSTFC		4FH		
10H	SCC		50H		
11H	HIRCC		51H		
12H	LVRC		52H		
13H	20100		53H		
14H	PA		53H 54H		
15H	PAC		55H		
16H	PAPU		56H		
17H	PAWU		57H		
18H	PMS		58H		
19H	PxC		59H		
1AH	DTC		5AH		
1BH	POLS		5BH		
1CH	HVC		5CH		
1DH	HBC		5DH		
1EH			5EH		
1FH	INTEG		5FH		
20H	INTC0		60H		
21H	INTC1		61H		
22H	MFI0		62H		
23H	MFI1		63H		
24H			64H		
25H	SADOL		65H		
26H	SADOH		66H		
27H	SADC0		67H		
28H	SADC1		68H		
29Н	SADC2		69H		
2АН 🗖			6AH		
2ВН			6BH		
2CH			6CH		
2DH			6DH		
2EH	PTM0C0		6EH		
2FH	PTM0C1		6FH		
30Н	PTM0C2		70H		
31H	PTMODL		7011 71H		
32H	PTMODE		71H 72H		
33H	PTMODH		72H 73H		
34H	PTMOAL		73H 74H		
	PTMOAH				
35H			75H		
36H	PTMOBH		76H		
37H	PTMORPL		77H		
38H	PTM0RPH		78H		
39H			79H		
ЗАН	PAS0		7AH		
3BH			7BH		
зсн			7CH		
3DH			7DH		
3EH			7EH		
3FH					

: Unused, read as 00H

Special Purpose Data Memory



Special Function Register Description

Most of the Special Function Register details will be described in the relevant functional sections, however several registers require a separate description in this section.

Indirect Addressing Registers - IAR0, IAR1

The Indirect Addressing Registers, IAR0 and IAR1, although having their locations in normal RAM register space, do not actually physically exist as normal registers. The method of indirect addressing for RAM data manipulation uses these Indirect Addressing Registers and Memory Pointers, in contrast to direct memory addressing, where the actual memory address is specified. Actions on the IAR0 and IAR1 registers will result in no actual read or write operation to these registers but rather to the memory location specified by their corresponding Memory Pointers, MP0 or MP1. Acting as a pair, IAR0 and MP0 can together access data from Bank 0 while the IAR1 and MP1 register pair can access data from any bank. As the Indirect Addressing Registers are not physically implemented, reading the Indirect Addressing Registers indirectly will return a result of "00H" and writing to the registers indirectly will result in no operation.

Memory Pointers - MP0, MP1

Two Memory Pointers, known as MP0 and MP1 are provided. These Memory Pointers are physically implemented in the Data Memory and can be manipulated in the same way as normal registers providing a convenient way with which to address and track data. When any operation to the relevant Indirect Addressing Registers is carried out, the actual address that the microcontroller is directed to is the address specified by the related Memory Pointer. MP0, together with Indirect Addressing Register, IAR0, are used to access data from Bank 0, while MP1 and IAR1 are used to access data from all banks according to BP register. Direct Addressing can only be used with Bank 0, all other Banks must be addressed indirectly using MP1 and IAR1.

The following example shows how to clear a section of four Data Memory locations already defined as locations adres1 to adres4.

Indirect Addressing Program Example

```
data .section 'data'
adres1 db ?
adres2 db ?
adres3 db ?
adres4 db ?
block db ?
code .section at 0 'code'
org OOh
start:
     mov a,04h
                            ; setup size of block
    mov block,a
    mov a, offset adres1
                            ; Accumulator loaded with first RAM address
     mov MP0,a
                             ; setup memory pointer with first RAM address
loop:
     clr IARO
                             ; clear the data at address defined by MPO
     inc MPO
                             ; increment memory pointer
     sdz block
                             ; check if last memory location has been cleared
     jmp loop
continue:
```

The important point to note here is that in the example shown above, no reference is made to specific Data Memory addresses.



Bank Pointer – BP

For this device, the Data Memory is divided into two banks, Bank 0 and Bank 1. Selecting the required Data Memory area is achieved using the Bank Pointer. Bit 0 of the Bank Pointer is used to select Data Memory Bank $0\sim1$.

The Data Memory is initialised to Bank 0 after a reset, except for a WDT time-out reset in the Power down Mode, in which case, the Data Memory bank remains unaffected. Directly addressing the Data Memory will always result in Bank 0 being accessed irrespective of the value of the Bank Pointer. Accessing data from Bank1 must be implemented using Indirect Addressing.

BP Register

Bit	7	6	5	4	3	2	1	0
Name	_	—	_	_	—	—		DMBP0
R/W		—	—	_	—			R/W
POR		—	—	_	—	—		0

Bit $7 \sim 1$ Unimplemented, read as "0"

Bit 0 DMBP0: Select Data Memory Banks 0: Bank 0 1: Bank 1

Accumulator – ACC

The Accumulator is central to the operation of any microcontroller and is closely related with operations carried out by the ALU. The Accumulator is the place where all intermediate results from the ALU are stored. Without the Accumulator it would be necessary to write the result of each calculation or logical operation such as addition, subtraction, shift, etc., to the Data Memory resulting in higher programming and timing overheads. Data transfer operations usually involve the temporary storage function of the Accumulator; for example, when transferring data between one user-defined register and another, it is necessary to do this by passing the data through the Accumulator as no direct transfer between two registers is permitted.

Program Counter Low Register – PCL

To provide additional program control functions, the low byte of the Program Counter is made accessible to programmers by locating it within the Special Purpose area of the Data Memory. By manipulating this register, direct jumps to other program locations are easily implemented. Loading a value directly into this PCL register will cause a jump to the specified Program Memory location, however, as the register is only 8-bit wide, only jumps within the current Program Memory page are permitted. When such operations are used, note that a dummy cycle will be inserted.

Look-up Table Registers – TBLP, TBLH

These two special function registers are used to control operation of the look-up table which is stored in the Program Memory. TBLP is the table pointer and indicate the location where the table data is located. Its value must be setup before any table read commands are executed. Its value can be changed, for example using the "INC" or "DEC" instructions, allowing for easy table data pointing and reading. TBLH is the location where the high order byte of the table data is stored after a table read data instruction has been executed. Note that the lower order table data byte is transferred to a user defined location.



Status Register – STATUS

This 8-bit register contains the zero flag (Z), carry flag (C), auxiliary carry flag (AC), overflow flag (OV), power down flag (PDF), and watchdog time-out flag (TO). These arithmetic/logical operation and system management flags are used to record the status and operation of the microcontroller.

With the exception of the TO and PDF flags, bits in the status register can be altered by instructions like most other registers. Any data written into the status register will not change the TO or PDF flag. In addition, operations related to the status register may give different results due to the different instruction operations. The TO flag can be affected only by a system power-up, a WDT time-out or by executing the "CLR WDT" or "HALT" instruction. The PDF flag is affected only by executing the "HALT" or "CLR WDT" instruction or during a system power-up.

The Z, OV, AC and C flags generally reflect the status of the latest operations.

- C is set if an operation results in a carry during an addition operation or if a borrow does not take place during a subtraction operation; otherwise C is cleared. C is also affected by a rotate through carry instruction.
- AC is set if an operation results in a carry out of the low nibbles in addition, or no borrow from the high nibble into the low nibble in subtraction; otherwise AC is cleared.
- Z is set if the result of an arithmetic or logical operation is zero; otherwise Z is cleared.
- OV is set if an operation results in a carry into the highest-order bit but not a carry out of the highest-order bit, or vice versa; otherwise OV is cleared.
- PDF is cleared by a system power-up or executing the "CLR WDT" instruction. PDF is set by executing the "HALT" instruction.
- TO is cleared by a system power-up or executing the "CLR WDT" or "HALT" instruction. TO is set by a WDT time-out.

In addition, on entering an interrupt sequence or executing a subroutine call, the status register will not be pushed onto the stack automatically. If the contents of the status registers are important and if the subroutine can corrupt the status register, precautions must be taken to correctly save it.



STATUS Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	то	PDF	OV	Z	AC	С
R/W	_		R	R	R/W	R/W	R/W	R/W
POR		_	0	0	х	х	х	х
				·	<u>.</u>		"	x" unknow
Bit 7~6	Unimple	mented, rea	ad as "0"					
Bit 5	0: Afte				R WDT" or	"HALT" in	struction	
Bit 4	PDF: Po 0: Afte	wer down i r power up	flag	ng the "CLF	R WDT" ins	struction		
Bit 3	0: no o 1: an o	•	sults in a ca	5	highest-or	der bit but 1	not a carry o	out of the
Bit 2		result of ar		0	operation is operation is			
Bit 1	0: no a 1: an o	•	sults in a ca	5	he low nibb le in subtra		tion, or no t	oorrow
3it 0	1: an o take	arry-out peration re place durir	ng a subtrac	tion operat	an addition ion ugh carry ii		or if a borro	w does no



EEPROM Data Memory

The device contains an area of internal EEPROM Data Memory. EEPROM, which stands for Electrically Erasable Programmable Read Only Memory, is by its nature a non-volatile form of memory, with data retention even when its power supply is removed. By incorporating this kind of data memory, a whole new host of application possibilities are made available to the designer. The availability of EEPROM storage allows information such as product identification numbers, calibration values, specific user data, system setup data or other product information to be stored directly within the product microcontroller. The process of reading and writing data to the EEPROM memory has been reduced to a very trivial affair.

EEPROM Data Memory Structure

The EEPROM Data Memory capacity is up to 32×8 bits. Unlike the Program Memory and RAM Data Memory, the EEPROM Data Memory is not directly mapped and is therefore not directly accessible in the same way as the other types of memory. Read and Write operations to the EEPROM are carried out in single byte operations using two address registers and one data register in Bank 0 and a single control register in Bank 1.

EEPROM Registers

Three registers control the overall operation of the internal EEPROM Data Memory. These are the address registers, EEA, the data register, EED and a single control register, EEC. As both the EEA and EED registers are located in Bank 0, they can be directly accessed in the same way as any other Special Function Register. The EEC register however, being located in Bank 1 only, cannot be directly addressed and can only be read from or written to indirectly using the MP1 Memory Pointer and Indirect Addressing Register, IAR1. Because the EEC control register is located at address 40H in Bank 1, the MP1 Memory Pointer must first be set to the value 40H and the Bank Pointer register, BP, set to the value, 01H, before any operations on the EEC register are executed.

Register	Bit										
Name	7	6	5	4	3	2	1	0			
EEA	_	_	—	D4	D3	D2	D1	D0			
EED	D7	D6	D5	D4	D3	D2	D1	D0			
EEC					WREN	WR	RDEN	RD			

EEPROM Registers List

EEA Register

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	D4	D3	D2	D1	D0
R/W	—	—	_	R/W	R/W	R/W	R/W	R/W
POR	—	—	—	0	0	0	0	0

Bit $7 \sim 5$ Unimplemented, read as "0"

Bit $4 \sim 0$ Data EEPROM address

Data EEPROM address bit 4 ~ bit 0



EED Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit $7 \sim 0$ Data EEPROM data

Data EEPROM data bit 7 ~ bit 0

EEC Register

Bit	7	6	5	4	3	2	1	0
Name		—	—		WREN	WR	RDEN	RD
R/W	—	—	_	_	R/W	R/W	R/W	R/W
POR	—	—			0	0	0	0

Bit $7 \sim 4$ Unimplemented, read as "0"

Bit 3 WREN: Data EEPROM Write Enable

0: Disable

1: Enable This is the Data EEPROM Write Enable Bit which must be set high before Data EEPROM write operations are carried out. Clearing this bit to zero will inhibit Data

EEPROM write operations.

Bit 2 WR: EEPROM Write Control

0: Write cycle has finished

1: Activate a write cycle

This is the Data EEPROM Write Control Bit and when set high by the application program will activate a write cycle. This bit will be automatically reset to zero by the hardware after the write cycle has finished. Setting this bit high will have no effect if the WREN has not first been set high.

Bit 1 **RDEN**: Data EEPROM Read Enable

0: Disable

1: Enable

This is the Data EEPROM Read Enable Bit which must be set high before Data EEPROM read operations are carried out. Clearing this bit to zero will inhibit Data EEPROM read operations.

Bit 0 **RD**: EEPROM Read Control

0: Read cycle has finished

1: Activate a read cycle

This is the Data EEPROM Read Control Bit and when set high by the application program will activate a read cycle. This bit will be automatically reset to zero by the hardware after the read cycle has finished. Setting this bit high will have no effect if the RDEN has not first been set high.

Note: The WREN, WR, RDEN and RD can not be set to "1" at the same time in one instruction. The WR and RD can not be set to "1" at the same time.



Reading Data from the EEPROM

To read data from the EEPROM, the read enable bit, RDEN, in the EEC register must first be set high to enable the read function. The EEPROM address of the data to be read must then be placed in the EEA register. If the RD bit in the EEC register is now set high, a read cycle will be initiated. Setting the RD bit high will not initiate a read operation if the RDEN bit has not been set. When the read cycle terminates, the RD bit will be automatically cleared to zero, after which the data can be read from the EED register. The data will remain in the EED register until another read or write operation is executed. The application program can poll the RD bit to determine when the data is valid for reading.

Writing Data to the EEPROM

The EEPROM address of the data to be written must first be placed in the EEA register and the data placed in the EED register. To write data to the EEPROM, the write enable bit, WREN, in the EEC register must first be set high to enable the write function. After this, the WR bit in the EEC register must be immediately set high to initiate a write cycle. These two instructions must be executed consecutively. The global interrupt bit EMI should also first be cleared before implementing any write operations, and then set again after the write cycle has started. Note that setting the WR bit high will not initiate a write cycle if the WREN bit has not been set. As the EEPROM write cycle is controlled using an internal timer whose operation is asynchronous to microcontroller system clock, a certain time will elapse before the data will have been written into the EEPROM. Detecting when the write cycle has finished can be implemented either by polling the WR bit in the EEC register or by using the EEPROM interrupt. When the write cycle terminates, the WR bit will be automatically cleared to zero by the microcontroller, informing the user that the data has been written to the EEPROM. The application program can therefore poll the WR bit to determine when the write cycle has ended.

Write Protection

Protection against inadvertent write operation is provided in several ways. After the device is powered-on the Write Enable bit in the control register will be cleared preventing any write operations. Also at power-on the Bank Pointer, BP, will be reset to zero, which means that Data Memory Bank 0 will be selected. As the EEPROM control register is located in Bank 1, this adds a further measure of protection against spurious write operations. During normal program operation, ensuring that the Write Enable bit in the control register is cleared will safeguard against incorrect write operations.

EEPROM Interrupt

The EEPROM write interrupt is generated when an EEPROM write cycle has ended. The EEPROM interrupt must first be enabled by setting the DEE bit in the relevant interrupt register. When an EEPROM write cycle ends, the DEF request flag will be set. If the global, EEPROM Interrupt are enabled and the stack is not full, a subroutine call to the EEPROM Interrupt vector, will take place. When the EEPROM Interrupt is serviced, the EEPROM Interrupt flag DEF will be automatically cleared. The EMI bit will also be automatically cleared to disable other interrupts.



Programming Considerations

Care must be taken that data is not inadvertently written to the EEPROM. Protection can be Periodic by ensuring that the Write Enable bit is normally cleared to zero when not writing. Also the Bank Pointer could be normally cleared to zero as this would inhibit access to Bank 1where the EEPROM control register exist. Although certainly not necessary, consideration might be given in the application program to the checking of the validity of new write data by a simple read back process. When writing data the WR bit must be set high immediately after the WREN bit has been set high, to ensure the write cycle executes correctly. The global interrupt bit EMI should also be cleared before a write cycle is executed and then re-enabled after the write cycle starts. Note that the device should not enter the IDLE or SLEEP mode until the EEPROM read or write operation is totally complete. Otherwise, the EEPROM read or write operation will fail.

Programming Examples

• Reading data from the EEPROM - polling method

			politing motilou
MOV	A, EEPROM_ADRES	;	user defined address
MOV	EEA, A		
MOV	А, 040Н	;	setup memory pointer MP1
MOV	MP1, A	;	MP1 points to EEC register
MOV	A, 01H	;	setup Bank Pointer
MOV	BP, A		
SET	IAR1.1	;	set RDEN bit, enable read operations
SET	IAR1.0	;	start Read Cycle - set RD bit
BAC	K:		
SZ	IAR1.0	;	check for read cycle end
JMP	BACK		
CLR	IAR1	;	disable EEPROM read
CLR	BP		
MOV	A, EED	;	move read data to register
MOV	READ_DATA, A		

• Writing Data to the EEPROM — polling method

	A, EEPROM_ADRES	;	user defined address
	EEA, A A, EEPROM DATA	;	user defined data
MOV	EED, A		
MOV	A, 040H	;	setup memory pointer MP1
MOV	MP1, A	;	MP1 points to EEC register
MOV	A, 01H	;	setup Bank Pointer
MOV	BP, A		
CLR	EMI		
SET	IAR1.3	;	set WREN bit, enable write operations
SET	IAR1.2	;	start Write Cycle - set WR bit- executed immediately after
		;	set WREN bit
SET	EMI		
BACK	:		
SZ	IAR1.2	;	check for write cycle end
JMP	BACK		
CLR	IAR1	;	disable EEPROM write
CLR	BP		



Oscillators

Various oscillator options offer the user a wide range of functions according to their various application requirements. The flexible features of the oscillator functions ensure that the best optimisation can be achieved in terms of speed and power saving. Oscillator selections and operation are selected through registers.

Oscillator Overview


In addition to being the source of the main system clock the oscillators also provide clock sources for the Watchdog Timer and Time Base Interrupts. Two fully integrated internal oscillators, requiring no external components, are provided to form a range of both fast and slow system oscillators. The higher frequency oscillator provides higher performance but carry with it the disadvantage of higher power requirements, while the opposite is of course true for the lower frequency oscillator. With the capability of dynamically switching between fast and slow system clock, the device has the flexibility to optimize the performance/power ratio, a feature especially important in power sensitive portable applications.

Туре	Name	Frequency
Internal High Speed RC	HIRC	8MHz
Internal Low Speed RC	LIRC	32kHz

Oscil	lator	Types
-------	-------	-------

System Clock Configurations

There are two methods of generating the system clock, a high speed oscillator and a low speed oscillator. The high speed oscillator is the internal 8MHz RC oscillator. The low speed oscillator is the internal 32kHz RC oscillator. Selecting whether the low or high speed oscillator is used as the system oscillator is implemented using the CKS2 ~ CKS0 bits in the SCC register and as the system clock can be dynamically selected.



System Clock Configurations



High Speed Internal RC Oscillator - HIRC

The high speed internal RC oscillator is a fully integrated system oscillator requiring no external components. The internal RC oscillator has a fixed frequency of 8MHz. Device trimming during the manufacturing process and the inclusion of internal frequency compensation circuits are used to ensure that the influence of the power supply voltage, temperature and process variations on the oscillation frequency are minimised. This internal system clock option requires no external pins for its operation.

Internal 32kHz Oscillator – LIRC

The internal 32kHz System Oscillator is the low frequency oscillator. It is a fully integrated RC oscillator with a typical frequency of 32kHz at 3V, requiring no external components for its implementation. Device trimming during the manufacturing process and the inclusion of internal frequency compensation circuits are used to ensure that the influence of the power supply voltage, temperature and process variations on the oscillation frequency are minimised.

Operating Modes and System Clocks


Present day applications require that their microcontrollers have high performance but often still demand that they consume as little power as possible, conflicting requirements that are especially true in battery powered portable applications. The fast clocks required for high performance will by their nature increase current consumption and of course vice-versa, lower speed clocks reduce current consumption. As Holtek has provided this device with both high and low speed clock sources and the means to switch between them dynamically, the user can optimise the operation of their microcontroller to achieve the best performance/power ratio.

System Clocks

The device has many different clock sources for both the CPU and peripheral function operation. By providing the user with a wide range of clock options using register programming, a clock system can be configured to obtain maximum application performance.

The main system clock, can come from either a high frequency f_H or low frequency f_{SUB} source, and is selected using the CKS2~CKS0 bits in the SCC register. The high speed system clock can be sourced from the HIRC oscillator. The low speed system clock source can be sourced from the LIRC oscillator. The other choice, which is a divided version of the high speed system oscillator has a range of $f_H/2~f_H/64$.





Device Clock Configurations

Note: When the system clock source f_{SYS} is switched to f_{SUB} from f_H , the high speed oscillator can be stopped to conserve the power or continue to oscillate to provide the clock source, $f_H \sim f_H/64$, for peripheral circuit to use, which is determined by configuring the corresponding high speed oscillator enable control bit.

System Operation Modes

There are six different modes of operation for the microcontroller, each one with its own special characteristics and which can be chosen according to the specific performance and power requirements of the application. There are two modes allowing normal operation of the microcontroller, the NORMAL Mode and SLOW Mode. The remaining four modes, the SLEEP, DLE0, IDLE1 and IDLE2 Mode are used when the microcontroller CPU is switched off to conserve power.

Operation	CPU	F	Register So	etting	fsys	fн	fsuв	£
Mode	CPU	FHIDEN	FSIDEN	CKS2~CKS0	ISYS	ін	ISUB	f LIRC
NORMAL	On	х	х	000~110	f _H ∼f _H /64	On	On	On
SLOW	On	х	х	111	f _{SUB}	On/Off ⁽¹⁾	On	On
IDLE0	Off	0	0 1 000~110 Off Off	Off	On	On		
IDLLU	Oli	0	I	111	On		Oli	OII
IDLE1	Off	1	1	х	On	On	On	On
IDLE2	Off	1	0	000~110	On	On	Off	On
IDLEZ	Oli		0	111	Off		Оп	
SLEEP	Off	0	0	х	Off	Off	Off	On (2)

"x": Don't care

- Note: 1. The f_H clock will be switched on or off by configuring the corresponding oscillator enable bit in the SLOW mode.
 - 2. The f_{LIRC} clock will be switched on since the WDT function is always enabled.



NORMAL Mode

As the name suggests this is one of the main operating modes where the microcontroller has all of its functions operational and where the system clock is provided by the high speed oscillator. This mode operates allowing the microcontroller to operate normally with a clock source will come from the high speed oscillator HIRC. The high speed oscillator will however first be divided by a ratio ranging from 1 to 64, the actual ratio being selected by the CKS2~CKS0 bits in the SCC register. Although a high speed oscillator is used, running the microcontroller at a divided clock ratio reduces the operating current.

SLOW Mode

This is also a mode where the microcontroller operates normally although now with a slower speed clock source. The clock source used will be from f_{SUB} . The f_{SUB} clock is derived from the LIRC oscillator. Running the microcontroller in this mode allows it to run with much lower operating currents.

SLEEP Mode

The SLEEP Mode is entered when an HALT instruction is executed and when the FHIDEN and FSIDEN bit are low. In the SLEEP mode the CPU will be stopped, and the f_{SUB} clock to peripheral will be stopped too. However the f_{LIRC} clock can still continue to operate because the WDT function is always enabled.

IDLE0 Mode

The IDLE0 Mode is entered when an HALT instruction is executed and when the FHIDEN bit in the SCC register is low and the FSIDEN bit in the SCC register is high. In the IDLE0 Mode the CPU will be switched off but the low speed oscillator will be turned on to drive some peripheral functions.

IDLE1 Mode

The IDLE1 Mode is entered when an HALT instruction is executed and when the FHIDEN bit in the SCC register is high and the FSIDEN bit in the SCC register is high. In the IDLE1 Mode the CPU will be switched off but both the high and low speed oscillators will be turned on to provide a clock source to keep some peripheral functions operational.

IDLE2 Mode

The IDLE2 Mode is entered when an HALT instruction is executed and when the FHIDEN bit in the SCC register is high and the FSIDEN bit in the SCC register is low. In the IDLE2 Mode the CPU will be switched off but the high speed oscillator will be turned on to provide a clock source to keep some peripheral functions operational.



Control Register

The registers, SCC and HIRCC, are used to control the system clock and the corresponding oscillator configurations.

Register		Bit							
Name	7	6	5	4	3	2	1	0	
SCC	CKS2	CKS1	CKS0	—	—	—	FHIDEN	FSIDEN	
HIRCC		—		—	—		HIRCF	HIRCEN	

System Operating Mode Control Registers List

SCC Register

	_	-	_		-			-
Bit	7	6	5	4	3	2	1	0
Name	CKS2	CKS1	CKS0	—		—	FHIDEN	FSIDEN
R/W	R/W	R/W	R/W	—	—	—	R/W	R/W
POR	0	0	0	—	—	—	0	0
Bit 7~5	CKS2~(CKS0: Syst	tem clock se	election				
	000: f _F	I						
	001: f _F	ı/2						
	010: f _F	_I /4						
	011: f _H	ī/8						
	100: f _F	ı/16						
	101: f _F	ı/32						
	110: f _H	/64						
	111: fs	UB						
	These th	ree bits are	e used to se	lect which	clock is us	ed as the sy	ystem clock	source. In
			em clock so					
			stem oscill	ator can als	o be choser	n as the sys	tem clock s	ource.
Bit 4~2		emented, re						
Bit 1			quency osc	illator contr	ol when CI	PU is switcl	hed off	
	0: Disa							
	1: Ena							
			control wh					or stopped
			vitched off					
Bit 0			uency oscil	lator contro	ol when CP	U is switch	ed off	
	0: Disa							
	1: Ena							
			control wh					
			switched of					
			led by this l					
			d to be the					
	ic anable		and a later for a later of the second					
			l also be en		ed to 0 but	the WDT f	unction is e	nabled, the



HIRCC Register

Bit	7	6	5	4	3	2	1	0
Name	_	—	—	—	—	—	HIRCF	HIRCEN
R/W		_	_	—	—	—	R/W	R/W
POR	—	_	—	—	—	—	0	1

Bit 7~2 Unimplemented, read as "0"

Bit 1 **HIRCF**: HIRC oscillator stable flag

0: HIRC unstable

1: HIRC stable

This bit is used to indicate whether the HIRC oscillator is stable or not. When the HIRCEN bit is set to 1 to enable the HIRC oscillator, the HIRCF bit will first be cleared to 0 and then set to 1 after the HIRC oscillator is stable.

Bit 0 HIRCEN: HIRC oscillator enable control


0: Disable

1: Enable

Operating Mode Switching

The device can switch between operating modes dynamically allowing the user to select the best performance/power ratio for the present task in hand. In this way microcontroller operations that do not require high performance can be executed using slower clocks thus requiring less operating current and prolonging battery life in portable applications.

In simple terms, Mode Switching between the NORMAL Mode and SLOW Mode is executed using the CKS2~CKS0 bits in the SCC register while Mode Switching from the NORMAL/SLOW Modes to the SLEEP/IDLE Modes is executed via the HALT instruction. When a HALT instruction is executed, whether the device enters the IDLE Mode or the SLEEP Mode is determined by the condition of the FHIDEN and FSIDEN bits in the SCC register.






NORMAL Mode to SLOW Mode Switching

When running in the NORMAL Mode, which uses the high speed system oscillator, and therefore consumes more power, the system clock can switch to run in the SLOW Mode by set the CKS2~CKS0 bits to "111" in the SCC register. This will then use the low speed system oscillator which will consume less power. Users may decide to do this for certain operations which do not require high performance and can subsequently reduce power consumption.

The SLOW Mode is sourced from the LIRC oscillator and therefore requires this oscillator to be stable before full mode switching occurs.






SLOW Mode to NORMAL Mode Switching

In SLOW mode the system clock is derived from f_{SUB} . When system clock is switched back to the NORMAL mode from f_{SUB} , the CKS2~CKS0 bits should be set to "000"~"110" and then the system clock will respectively be switched to f_{H} ~ $f_{H}/64$.

However, if f_H is not used in SLOW mode and thus switched off, it will take some time to reoscillate and stabilise when switching to the NORMAL mode from the SLOW Mode. This is monitored using the HIRCF bit in the HIRCC register. The time duration required for the high speed system oscillator stabilization is specified in the A.C. characteristics.



Entering the SLEEP Mode

There is only one way for the device to enter the SLEEP Mode and that is to execute the "HALT" instruction in the application program with both the FHIDEN and FSIDEN bit in SCC register equal to "0". In this mode all the clocks and functions will be switched off except the WDT function. When this instruction is executed under the conditions described above, the following will occur:

- The system clock will be stopped and the application program will stop at the "HALT" instruction.
- The Data Memory contents and registers will maintain their present condition.
- The I/O ports will maintain their present conditions.
- In the status register, the Power Down flag PDF will be set, and WDT timeout flag TO will be cleared.
- The WDT will be cleared and resume counting as the WDT function is always enabled.



Entering the IDLE0 Mode

There is only one way for the device to enter the IDLE0 Mode and that is to execute the "HALT" instruction in the application program with the FHIDEN bit in SCC register equal to "0" and the FSIDEN bit in SCC register equal to "1". When this instruction is executed under the conditions described above, the following will occur:

- The f_H clock will be stopped and the application program will stop at the "HALT" instruction, but the f_{SUB} clock will be on.
- The Data Memory contents and registers will maintain their present condition.
- The I/O ports will maintain their present conditions.
- In the status register, the Power Down flag PDF will be set, and WDT timeout flag TO will be cleared.
- The WDT will be cleared and resume counting as the WDT function is always enabled.

Entering the IDLE1 Mode

There is only one way for the device to enter the IDLE0 Mode and that is to execute the "HALT" instruction in the application program with both the FHIDEN and FSIDEN bits in the SCC register equal to "1". When this instruction is executed under the conditions described above, the following will occur:

- The f_H and f_{SUB} clocks will be on and the application program will stop at the "HALT" instruction.
- The Data Memory contents and registers will maintain their present condition.
- The I/O ports will maintain their present conditions.
- In the status register, the Power Down flag PDF will be set, and WDT timeout flag TO will be cleared.
- The WDT will be cleared and resume counting as the WDT function is always enabled.

Entering the IDLE2 Mode

There is only one way for the device to enter the IDLE2 Mode and that is to execute the "HALT" instruction in the application program with the FHIDEN bit in the SCC register equal to "1" and the FSIDEN bit in the SCC register equal to "0". When this instruction is executed under the conditions described above, the following will occur:

- The $f_{\rm H}$ clock will be on but the f_{SUB} clock will be off and the application program will stop at the "HALT" instruction.
- The Data Memory contents and registers will maintain their present condition.
- The I/O ports will maintain their present conditions.
- In the status register, the Power Down flag PDF will be set, and WDT timeout flag TO will be cleared.
- The WDT will be cleared and resume counting as the WDT function is always enabled.



Standby Current Considerations

As the main reason for entering the SLEEP or IDLE Mode is to keep the current consumption of the device to as low a value as possible, perhaps only in the order of several micro-amps except in the IDLE1 and IDLE2 Mode, there are other considerations which must also be taken into account by the circuit designer if the power consumption is to be minimised. Special attention must be made to the I/O pins on the device. All high-impedance input pins must be connected to either a fixed high or low level as any floating input pins could create internal oscillations and result in increased current consumption. This also applies to the device which has different package types, as there may be unbonbed pins. These must either be setup as outputs or if setup as inputs must have pull-high resistors connected.

Care must also be taken with the loads, which are connected to I/O pins, which are setup as outputs. These should be placed in a condition in which minimum current is drawn or connected only to external circuits that do not draw current, such as other CMOS inputs. Also note that additional standby current will also be required if the LIRC oscillator has enabled.

In the IDLE1 and IDLE2 Mode the high speed oscillator is on, if the peripheral function clock source is derived from the high speed oscillator, the additional standby current will also be perhaps in the order of several hundred micro-amps.

Wake-up

To minimise power consumption the device can enter the SLEEP or any IDLE Mode, where the CPU will be switched off. However, when the device is woken up again, it will take a considerable time for the original system oscillator to restart, stablise and allow normal operation to resume.

After the system enters the SLEEP or IDLE Mode, it can be woken up from one of various sources listed as follows:

- An external falling edge on Port A
- · A system interrupt
- A WDT overflow

When the device executes the "HALT" instruction, the PDF flag will be set to 1. The PDF flag will be cleared to 0 if the device experiences a system power-up or executes the clear Watchdog Timer instruction. If the system is woken up by a WDT overflow, a Watchdog Timer reset will be initiated and the TO flag will be set to 1. The TO flag is set if a WDT time-out occurs and causes a wake-up that only resets the Program Counter and Stack Pointer, other flags remain in their original status.

Each pin on Port A can be setup using the PAWU register to permit a negative transition on the pin to wake-up the system. When a Port A pin wake-up occurs, the program will resume execution at the instruction following the "HALT" instruction. If the system is woken up by an interrupt, then two possible situations may occur. The first is where the related interrupt is disabled or the instruction following the "HALT" instruction, the program will resume execution at the instruction following the "HALT" instruction, the related interrupt is disabled or the instruction following the "HALT" instruction. In this situation, the interrupt which woke-up the device will not be immediately serviced, but will rather be serviced later when the related interrupt is finally enabled or when a stack level becomes free. The other situation is where the related interrupt is enabled and the stack is not full, in which case the regular interrupt response takes place. If an interrupt request flag is set high before entering the SLEEP or IDLE Mode, the wake-up function of the related interrupt will be disabled.



Watchdog Timer

The Watchdog Timer is provided to prevent program malfunctions or sequences from jumping to unknown locations, due to certain uncontrollable external events such as electrical noise.

Watchdog Timer Clock Source

The Watchdog Timer clock source is provided by the internal f_{LIRC} clock which is supplied by the LIRC oscillator. The Watchdog Timer source clock is then subdivided by a ratio of 2^8 to 2^{15} to give longer timeouts, the actual value being chosen using the WS2~WS0 bits in the WDTC register. The LIRC internal oscillator has an approximate period of 32kHz at a supply voltage of 3V. However, it should be noted that this specified internal clock period can vary with V_{DD}, temperature and process variations.

Watchdog Timer Control Register

A single register, WDTC, controls the required timeout period as well as the enable operation. When a WDTC register reset occurs, the WRF software reset flag in the RSTFC register will be set high.

WDTC Register

Bit	7	6	5	4	3	2	1	0
Name	WE4	WE3	WE2	WE1	WE0	WS2	WS1	WS0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	1	0	1	0	0	1	1

Bit 7~3 WE4 ~ WE0: WDT function control 01010 or 10101: WDT enable

Other values: Reset MCU

When these bits are changed to any other values by the environmental noise to reset the microcontroller, the reset operation will be activated after a delay time, t_{SRESET} , and the WRF bit in the RSTFC register will be set to 1 to indicate the reset source.

Bit 2~0 WS2 ~ WS0: WDT Time-out period selection

000: 28/ $f_{\rm LIRC}$
$001: 2^9/f_{LIRC}$
010: $2^{10}/f_{LIRC}$
$011{:}\ 2^{11}\!/f_{LIRC}$
100: $2^{12}/f_{LIRC}$
$101: 2^{13}/f_{LIRC}$
110: $2^{14}/f_{LIRC}$
$111: 2^{15}/f_{LIRC}$

These three bits determine the division ratio of the Watchdog Timer source clock, which in turn determines the timeout period.

RSTFC Register

Bit	7	6	5	4	3	2	1	0
Name		_	—	—	—	LVRF		WRF
R/W		_	_	_	_	R/W		R/W
POR		_	—		—	х		0

"x" unknown

- Bit 7~3 Unimplemented, read as "0"
- Bit 2 **LVRF**: LVR function reset flag
- Describe in the Low Voltage Reset section.
- Bit 1 Unimplemented, read as "0"



Bit 0 WRF: WDT Control register software reset flag

0: Not occur

1: Occurred

This bit is set to 1 by the WDT Control register software reset and cleared by the application program. Note that this bit can only be cleared to 0 by the application program.

Watchdog Timer Operation

The Watchdog Timer operates by providing a device reset when its timer overflows. This means that in the application program and during normal operation the user has to strategically clear the Watchdog Timer before it overflows to prevent the Watchdog Timer from executing a reset. This is done using the clear watchdog instructions. If the program malfunctions for whatever reason, jumps to an unknown location, or enters an endless loop, the clear WDT instructions will not be executed in the correct manner, in which case the Watchdog Timer will overflow and reset the device. With regard to the Watchdog Timer enable function, there are five bits, WE4~WE0, in the WDTC register to offer the enable control and reset control of the Watchdog Timer. The WDT function will be enabled when the WE4~WE0 bits are set to a value of 01010B or 10101B. If the WE4~WE0 bits are set to any other values, other than 01010B and 10101B, it will reset the device after a delay time, t_{sRESET} . After power on these bits will have a value of 01010B.


WE4 ~ WE0 Bits	WDT Function
10101B or 01010B	Enable
Any other value	Reset MCU

Watchdog Timer Enable Control

Under normal program operation, a Watchdog Timer time-out will initialise a device reset and set the status bit TO. However, if the system is in the SLEEP or IDLE Mode, when a Watchdog Timer time-out occurs, the TO bit in the status register will be set high and only the Program Counter and Stack Pointer will be reset. Three methods can be adopted to clear the contents of the Watchdog Timer. The first is a WDT reset, which means a value other than 01010B and 10101B is written into the WE4~WE0 bit locations, the second is using the Watchdog Timer software clear instructions and the third is via a HALT instruction.

There is only one method of using software instruction to clear the Watchdog Timer. That is to use the single "CLR WDT" instruction to clear the WDT.

The maximum time-out period is when the 2^{15} division ratio is selected. As an example, with a 32kHz LIRC oscillator as its source clock, this will give a maximum watchdog period of around 1 second for the 2^{15} division ratio, and a minimum timeout of 8ms for the 2^{8} division ratio.





Reset and Initialisation

A reset function is a fundamental part of any microcontroller ensuring that the device can be set to some predetermined condition irrespective of outside parameters. The most important reset condition is after power is first applied to the microcontroller. In this case, internal circuitry will ensure that the microcontroller, after a short delay, will be in a well defined state and ready to execute the first program instruction. After this power-on reset, certain important internal registers will be set to defined states before the program commences. One of these registers is the Program Counter, which will be reset to zero forcing the microcontroller to begin program execution from the lowest Program Memory address.


In addition to the power-on reset, another reset exists in the form of a Low Voltage Reset, LVR, where a full reset is implemented in situations where the power supply voltage falls below a certain threshold. Another type of reset is when the Watchdog Timer overflows and resets the microcontroller. All types of reset operations result in different register conditions being setup.

Reset Functions

There are several ways in which a microcontroller reset can occur through events occurring internally.

Power-on Reset

The most fundamental and unavoidable reset is the one that occurs after power is first applied to the microcontroller. As well as ensuring that the Program Memory begins execution from the first memory address, a power-on reset also ensures that certain other registers are preset to known conditions. All the I/O port and port control registers will power up in a high condition ensuring that all pins will be first set to inputs.




Power-On Reset Timing Chart

Low Voltage Reset – LVR

The microcontroller contains a low voltage reset circuit in order to monitor the supply voltage of the device and provides an MCU reset should the value fall below a certain predefined level.

The LVR function is always enabled with a specific LVR voltage V_{LVR} . If the supply voltage of the device drops to within a range of $0.9V \sim V_{LVR}$ such as might occur when changing the battery in battery powered applications, the LVR will automatically reset the device internally and the LVRF bit in the RSTFC register will also be set to 1. For a valid LVR signal, a low supply voltage, i.e., a voltage in the range between $0.9V \sim V_{LVR}$ must exist for a time greater than that specified by t_{LVR} in the LVR characteristics. If the low supply voltage state does not exceed this value, the LVR will ignore the low supply voltage and will not perform a reset function. The actual V_{LVR} value is 2.1V. Note that the LVR function will be automatically disabled when the device enters the IDLE or SLEEP mode.







• LVRC Register

Bit	7	6	5	4	3	2	1	0
Name	_	—	_	—	—	—	—	VBGEN
R/W		—	_	_	_	_	—	R/W
POR		—		_	—	—	—	0

Bit 7~1 Unimplemented, read as "0"

Bit 0 **VBGEN**: Bandgap control bit

RSTFC Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	—	_	LVRF		WRF
R/W		_	—	—	_	R/W		R/W
POR	_	_	_	_	_	х		0

"x" unknown

Bit 7~3 Unimplemented, read as "0"

Bit 2 LVRF: LVR function reset flag

0: Not occur

1: Occurred


This bit is set high when a specific Low Voltage Reset situation condition occurs. This bit can only be cleared to zero by the application program.

- Bit 1 Unimplemented, read as "0"
- Bit 0 WRF: WDT Control register software reset flag

Described in the Watchdog Timer Control Register section.

Watchdog Time-out Reset during Normal Operation

The Watchdog time-out Reset during normal operation is the same as a LVR reset except that the Watchdog time-out flag TO will be set to "1".



WDT Time-out Reset during Normal Operation Timing Chart

Watchdog Time-out Reset during SLEEP or IDLE Mode

The Watchdog time-out Reset during SLEEP or IDLE Mode is a little different from other kinds of reset. Most of the conditions remain unchanged except that the Program Counter and the Stack Pointer will be cleared to "0" and the TO flag will be set to "1". Refer to the A.C. Characteristics for t_{SST} details.

WDT Time-out	Π		
-		⊷ t _{ss⊤}	
Internal Reset			

WDT Time-out Reset during SLEEP or IDLE Timing Chart

^{0:} Disable

^{1:} Enable



Reset Initial Conditions

The different types of reset described affect the reset flags in different ways. These flags, known as PDF and TO are located in the status register and are controlled by various microcontroller operations, such as the SLEEP or IDLE Mode function or Watchdog Timer. The reset flags are shown in the table:

то	PDF	RESET Conditions
0	0	Power-on reset
u	u	LVR reset during NORMAL or SLOW Mode operation
1	u	WDT time-out reset during NORMAL or SLOW Mode operation
1	1	WDT time-out reset during IDLE or SLEEP Mode operation

Note: "u" stands for unchanged

The following table indicates the way in which the various components of the microcontroller are affected after a power-on reset occurs.

Item	Condition After RESET
Program Counter	Reset to zero
Interrupts	All interrupts will be disabled
WDT, Time Base	Clear after reset, WDT begins counting
Timer Modules	Timer Modules will be turned off
Input/Output Ports	I/O ports will be setup as inputs
Stack Pointer	Stack Pointer will point to the top of the stack

The different kinds of resets all affect the internal registers of the microcontroller in different ways. To ensure reliable continuation of normal program execution after a reset occurs, it is important to know what condition the microcontroller is in after a particular reset occurs. The following table describes how each type of reset affects each of the microcontroller internal registers. Note that where more than one package type exists the table will reflect the situation for the larger package type.

1								
Register	Reset (Power On)	WDT Time-out (Normal Operation)	WDT Time-out (IDLE or SLEEP)					
IAR0	XXXX XXXX	XXXX XXXX	uuuu uuuu					
MP0	XXXX XXXX	XXXX XXXX	uuuu uuuu					
IAR1	XXXX XXXX	uuuu uuuu	uuuu uuuu					
MP1	XXXX XXXX	uuuu uuuu	uuuu uuuu					
BP	0	0	u					
ACC	XXXX XXXX	uuuu uuuu	uuuu uuuu					
PCL	0000 0000	0000 0000	Uuuu uuuu					
TBLP	XXXX XXXX	uuuu uuuu	uu11 uuuu					
TBLH	XXXX XXXX	uuuu uuuu	uuuu uuuu					
STATUS	00 xxxx	1u xxxx	11 uuuu					
ТВС	0011 -111	0011 -111	uuuu -uuu					
WDTC	0101 0011	0101 0011	uuuu uuuu					
RSTFC	x - 0	u - u	u - u					
SCC	00000	00000	uuuuu					
HIRCC	0 1	0 1	uu					
LVRC	0	0	u					
PA	1 - 1	1 - 1	u - u					
PAC	1 - 1	1 - 1	u - u					
PAPU	0 - 0	0 - 0	u - u					
PAWU	0 - 0	0 - 0	u u					
PMS	0000	0000	uuuu					



Register	Reset (Power On)	WDT Time-out (Normal Operation)	WDT Time-out (IDLE or SLEEP)		
PxC	0000	0000	uuuu		
DTC	0000 0000	0000 0000	uuuu uuuu		
POLS	0000	0000	uuuu		
HVC	00 0000	00 0000	uu uuuu		
HBC	X X	x x	uu		
INTEG	00	00	u u		
INTC0	-000 0000	-000 0000	-uuu uuuu		
INTC1	0000 0000	0000 0000	uuuu uuuu		
MFI0	0000	0000	uuuu		
MFI1	-000 -000	-000 -000	-uuu -uuu		
			uuuu (ADRFS=0)		
SADOL	X X X X	X X X X	uuuu uuuu (ADRFS=1)		
SADOLI			uuuu uuuu (ADRFS=0)		
SADOH	XXXX XXXX	X X X X X X X X X X X X X X X X X X X	uuuu (ADRFS=1)		
SADC0	0000 0000	0000 0000	uuuu uuuu		
SADC1	0000 -000	0000 -000	uuuu -uuu		
SADC2	0-00 0000	0-00 0000	u-uu uuuu		
PTM0C0	0000 0	0000 0	uuuu u		
PTM0C1	0000 0000	0000 0000	uuuu uuuu		
PTM0C2	000	000	uuu		
PTMODL	0000 0000	0000 0000	uuuu uuuu		
PTM0DH	0000 0000	0000 0000	uuuu uuuu		
PTM0AL	0000 0000	0000 0000	uuuu uuuu		
PTM0AH	0000 0000	0000 0000	uuuu uuuu		
PTM0BL	0000 0000	0000 0000	uuuu uuuu		
PTM0BH	0000 0000	0000 0000	uuuu uuuu		
PTMORPL	0000 0000	0000 0000	uuuu uuuu		
PTMORPH	0000 0000	0000 0000	uuuu uuuu		
PAS0	0000	0000	uuuu		
EEC	0000	0000	uuuu		
EEA	0 0000	0 0000	u uuuu		
EED	0000 0000	0000 0000	uuuu uuuu		
PTM1C0	0000 0	0000 0	uuuu u		
PTM1C1	0000 0000	0000 0000	uuuu uuuu		
PTM1C2	000	000	u u u		
PTM1DL	0000 0000	0000 0000	uuuu uuuu		
PTM1DH	0 0	0 0	uu		
PTM1AL	0000 0000	0000 0000	uuuu uuuu		
PTM1AH	0 0	0 0	u u		
PTM1BL	0000 0000	0000 0000	uuuu uuuu		
PTM1BH	0 0	0 0	uu		
PTM1RPL	0000 0000	0000 0000			
PTM1RPH	0 0	0 0	u u		

Note: "-" not implemented

"u" stands for "unchanged"

"x" stands for "unknown"



Input/Output Ports

Holtek microcontrollers offer considerable flexibility on their I/O ports. With the input or output designation of every pin fully under user program control, pull-high selections for all ports and wake-up selections on certain pins, the user is provided with an I/O structure to meet the needs of a wide range of application possibilities.

The device provides bidirectional input/output lines labeled with port name PA. These I/O ports are mapped to the RAM Data Memory with specific addresses as shown in the Special Purpose Data Memory table. All of these I/O ports can be used for input and output operations. For input operation, these ports are non-latching, which means the inputs must be ready at the T2 rising edge of instruction "MOV A, [m]", where m denotes the port address. For output operation, all the data is latched and remains unchanged until the output latch is rewritten.

Register		Bit							
Name	7	6	5	4	3	2	1	0	
PA	_	—	—	_	_	PA2	—	PA0	
PAC	_	—	_	_	_	PAC2	_	PAC0	
PAPU	_	—	_	_	_	PAPU2	_	PAPU0	
PAWU		—	—	—		PAWU2	—	PAWU0	

I/O Logic Function Registers List

Pull-high Resistors

Many product applications require pull-high resistors for their switch inputs usually requiring the use of an external resistor. To eliminate the need for these external resistors, all I/O pins, when configured as an input have the capability of being connected to an internal pull-high resistor. These pull-high resistors are selected using the register PAPU, and are implemented using weak PMOS transistors.

Note that the pull-high resistor can be controlled by the relevant pull-high control register only when the pin-shared functional pin is selected as a digital input or NMOS output. Otherwise, the pull-high resistors cannot be enabled.

PAPU Register

Bit	7	6	5	4	3	2	1	0
Name	_		_	—	—	PAPU2	—	PAPU0
R/W		_	—	—	—	R/W	—	R/W
POR	—	_	_	—	—	0	—	0

Bit 7~3	Unimplemented, read as "0"
Bit 2	PAPU2: PA2 Pull-high Control 0: Disable 1: Enable
Bit 1	Unimplemented, read as "0"
Bit 0	PAPU0: PA0 Pull-high Control
	0: Disable

1: Enable



Port A Wake-up

The HALT instruction forces the microcontroller into the SLEEP or IDLE Mode which preserves power, a feature that is important for battery and other low-power applications. Various methods exist to wake-up the microcontroller, one of which is to change the logic condition on one of the Port A pins from high to low. This function is especially suitable for applications that can be woken up via external switches. Each pin on Port A can be selected individually to have this wake-up feature using the PAWU register.

Note that the wake-up function can be controlled by the wake-up control registers only when the pin-shared functional pin is selected as general purpose input/output and the MCU enters the Power down mode.

PAWU Register

Bit	7	6	5	4	3	2	1	0
Name	—	—	_	_	—	PAWU2	—	PAWU0
R/W	—	—	_	_	—	R/W	_	R/W
POR	—	—	_	—	—	0	—	0

Bit 7~3	Unimplemented, read as "0"
Bit 2	PAWU2: PA2 Wake-up Control
	0: Disable
	1: Enable
Bit 1	Unimplemented, read as "0"
Bit 0	PAWU0: PA0 Wake-up Control
	0: Disable
	1: Enable

I/O Port Control Registers

Each I/O port has its own control register known as PAC, to control the input/output configuration. With this control register, each CMOS output or input can be reconfigured dynamically under software control. Each pin of the I/O ports is directly mapped to a bit in its associated port control register. For the I/O pin to function as an input, the corresponding bit of the control register must be written as a "1". This will then allow the logic state of the input pin to be directly read by instructions. When the corresponding bit of the control register is written as a "0", the I/O pin will be setup as a CMOS output. If the pin is currently setup as an output, instructions can still be used to read the output register. However, it should be noted that the program will in fact only read the status of the output data latch and not the actual logic status of the output pin.

PAC Register

Bit	7	6	5	4	3	2	1	0	
Name	_	_	_	_	—	PAC2	—	PAC0	
R/W		_	_	—	_	R/W	_	R/W	
POR		1 _							
Bit 7~3	Unimplemented, read as "0"								
Bit 2	PAC2: PA2 Input/Output Control 0: Output 1: Input								
Bit 1	Unimple	mented, rea	ad as "0"						
Bit 0	PAC0: P 0: Outj 1: Inpu	L	Output Cont	rol					



Pin-shared Functions

The flexibility of the microcontroller range is greatly enhanced by the use of pins that have more than one function. Limited numbers of pins can force serious design constraints on designers but by supplying pins with multi-functions, many of these difficulties can be overcome. For these pins, the chosen function of the multi-function I/O pins is set by application program control.

Pin-shared Function Selection Registers

The limited number of supplied pins in a package can impose restrictions on the amount of functions a certain device can contain. However by allowing the same pins to share several different functions and providing a means of function selection, a wide range of different functions can be incorporated into even relatively small package sizes. The device includes a Port A output function selection register, labeled as PAS0, which can select the desired functions of the multi-function pin-shared pins.

The most important point to note is to make sure that the desired pin-shared function is properly selected and also deselected. To select the desired pin-shared function, the pin-shared function should first be correctly selected using the corresponding pin-shared control register. After that the corresponding peripheral functional setting should be configured and then the peripheral function can be enabled. To correctly deselect the pin-shared function, the peripheral function should first be disabled and then the corresponding pin-shared function control register can be modified to select other pin-shared functions.

PAS0 Register

Bit	7	6	5	4	3	2	1	0
Name	—	—	PAS05	PAS04	—	—	PAS01	PAS00
R/W	—	_	R/W	R/W	—	—	R/W	R/W
POR	—	_	0	0	—	—	0	0

Bit 7~6 Unimplemented, read as "0"

 Bit 5~4
 PAS05~PAS04: PA2 Pin-shared function selection

 00/11: PA2/INT/PTP1I
 01: AN1

 10: VREFI
 01: AN1

 Bit 3~2
 Unimplemented, read as "0"

 Bit 1~0
 PAS01~PAS00: PA0 Pin-shared function selection


 00/11: PA0/PTP0I
 00/11: PA0/PTP0I

01: AN0 10: VREF



I/O Pin Structures

The accompanying diagram illustrates the internal structure of the I/O logic function. As the exact logical construction of the I/O pin will differ from this drawing, it is supplied as a guide only to assist with the functional understanding of the I/O logic function. The wide range of pin-shared structures does not permit all types to be shown.



Logic Function Input/Output Structure

Programming Considerations

Within the user program, one of the first things to consider is port initialisation. After a reset, all of the I/O data and port control registers will be set high. This means that all I/O pins will default to an input state, the level of which depends on the other connected circuitry and whether pull-high selections have been chosen. If the port control register, PAC, is then programmed to setup some pins as outputs, these output pins will have an initial high output value unless the associated port data register, PA, are first programmed. Selecting which pins are inputs and which are outputs can be achieved byte-wide by loading the correct values into the appropriate port control register or by programming individual bits in the port control register using the "SET [m].i" and "CLR [m].i" instructions. Note that when using these bit control instructions, a read-modify-write operation takes place. The microcontroller must first read in the data on the entire port, modify it to the required new bit values and then rewrite this data back to the output ports.

Port A has the additional capability of providing wake-up functions. When the device is in the SLEEP or IDLE Mode, various methods are available to wake the device up. One of these is a high to low transition of any of the Port A pins. Single or multiple pins on Port A can be setup to have this function.



Timer Module – TM

One of the most fundamental functions in any microcontroller device is the ability to control and measure time. To implement time related functions the device includes two Timer Modules, abbreviated to the name TM. The TMs are multi-purpose timing units and serve to provide operations such as Timer/Counter, Input Capture, Compare Match Output and Single Pulse Output as well as being the functional unit for the generation of PWM signals. Each of the TMs has two individual interrupts. The addition of input pins for each TM ensures that users are provided with timing units with a wide and flexible range of features.

The brief features of the Periodic TMs are described here with more detailed information provided in the Periodic Type TM section.

Introduction

The device contains one 10-bit and one 16-bit Periodic Type TMs with each TM having a reference name of PTM0 or PTM1. The main features of the PTMs are summarised in the accompanying table.

Function	PTM
Timer/Counter	\checkmark
I/P Capture	\checkmark
Compare Match Output	\checkmark
PWM Channels	1
Single Pulse Output	1
PWM Alignment	Edge
PWM Adjustment Period & Duty	Duty or Period

TM Function Summary

PTM0	PTM1
16-bit PTM	10-bit PTM

TM Name/Type Reference

TM Operation

The Periodic TMs offer a diverse range of functions, from simple timing operations to PWM signal generation. The key to understanding how the TM operates is to see it in terms of a free running counter whose value is then compared with the value of pre-programmed internal comparators. When the free running counter has the same value as the pre-programmed comparator, known as a compare match situation, a TM interrupt signal will be generated which can clear the counter and perhaps also change the condition of the TM output. The internal TM counter is driven by a user selectable internal clock source.



TM Clock Source

The clock source which drives the main counter in the TM can originate from various sources. The selection of the required clock source is implemented using the PTnCK2~PTnCK0 bits in the PTMnC0 control register, where "n" stands for the specific TM serial number. The clock source can be a ratio of the system clock f_{SYS} or the internal high clock f_H or the f_{SUB} clock source.

TM Interrupts


Each of the Periodic type TMs has two internal interrupts, the internal comparator A or comparator P, which generate a TM interrupt when a compare match condition occurs. When a TM interrupt is generated, it can be used to clear the counter and also to change the state of the TM output.

TM External Pins

Each of the Periodic type TMs has one TM input pin, with the label PTPnI. This pin is the capture input whose active edge can be a rising edge, a falling edge or both rising and falling edges and the active edge transition type is selected using the PTnIO1~PTnIO0 bits in the PTMnC1 register. As the TM input pin is pin-sahred with other functions, the TM input function must first be setup using the relevant pin-shared function selection register.

TM Input/Output Pin Selection

Selecting to have a TM input or whether to retain its other shared functions is implemented using the relevant pin-shared function selection registers, with the corresponding selection bits in each pin-shared function register corresponding to a TM input pin. Configuring the selection bits correctly will setup the corresponding pin as a TM input. The details of the pin-shared function selection are described in the pin-shared function section.




PTM Function Pin Control Block Diagram (n=0 or 1)



Programming Considerations

The TM Counter Registers, the Capture/Compare CCRA and CCRP registers, being 10-bit or 16bit, all have a low and high byte structure. The high byte can be directly accessed, but as the low byte can only be accessed via an internal 8-bit buffer, reading or writing to this register pair must be carried out in a specific way. The important point to note is that data transfer to and from the 8-bit buffer and its related low byte only takes place when a write or read operation to its corresponding high byte is executed.

As the CCRA and CCRP registers are implemented in the way shown in the following diagram and accessing these registers is carried out in a specific way described above, it is recommended to use the "MOV" instruction to access the CCRA and CCRP low byte registers, named PTMnAL and PTMnRPL, using the following access procedures. Accessing the CCRA or CCRP low byte register without following these access procedures will result in unpredictable values.




The following steps show the read and write procedures:

- Writing Data to CCRA or CCRP
 - Step 1. Write data to Low Byte PTMnAL or PTMnRPL
 - Note that here data is only written to the 8-bit buffer.
 - Step 2. Write data to High Byte PTMnAH or PTMnRPH
 - Here data is written directly to the high byte registers and simultaneously data is latched from the 8-bit buffer to the Low Byte registers.
- Reading Data from the Counter Registers and CCRA or CCRP
 - Step 1. Read data from the High Byte PTMnDH, PTMnAH or PTMnRPH
 - Here data is read directly from the High Byte registers and simultaneously data is latched from the Low Byte register into the 8-bit buffer.
 - Step 2. Read data from the Low Byte PTMnDL, PTMnAL or PTMnRPL
 - This step reads data from the 8-bit buffer.



Periodic Type TM – PTM

The Periodic Type TM contains five operating modes, which are Compare Match Output, Timer/ Event Counter, Capture Input, Single Pulse Output and PWM Output modes. The Periodic TM can be controlled with one external input pin.



Note: 1. 16-bit for PTM0, 10-bit for PTM1.

- 2. There is no external clock input for both PTMs. Only PTM1 has PTP1 output path which is internally used to drive the H-Bridge.
- 3. When the PTMn operates in the capture input mode, the PTnCAPTS bit can only be set to 0 to select the PTPnI pin as the capture input source.

Periodic Type TM Block Diagram (n=0 or 1)

Periodic TM Operation

The Periodic Type TM core is a 10-bit or 16-bit count-up counter which is driven by a user selectable internal clock source. There are also two internal comparators with the names, Comparator A and Comparator P. These comparators will compare the value in the counter with CCRP and CCRA registers. The CCRA and CCRP comparators are 10-bit or 16-bit wide whose value is respectively compared with all counter bits.

The only way of changing the value of the 10-bit or 16-bit counter using the application program, is to clear the counter by changing the PTnON bit from low to high. The counter will also be cleared automatically by a counter overflow or a compare match with one of its associated comparators. When these conditions occur, a PTMn interrupt signal will also usually be generated. The Periodic Type TM can operate in a number of different operational modes and can be driven by different clock sources. All operating setup conditions are selected using relevant internal registers.



Periodic Type TM Register Description

Overall operation of the Periodic Type TM is controlled using a series of registers. A read only register pair exists to store the internal counter 10-bit or 16-bit value, while three read/write register pairs exist to store the internal 10-bit or 16-bit CCRA value, CCRP value and CCRB value. The remaining three registers are control registers which setup the different operating and control modes.

Register			:					
Name	7	6	5	4	3	2	1	0
PTM0C0	PT0PAU	PT0CK2	PT0CK1	PT0CK0	PT0ON	—	_	_
PTM0C1	PT0M1	PT0M0	PT0IO1	PT0IO0	PT0OC	PT0POL	PT0CAPTS	PT0CCLR
PTM0C2	—	—	_	—	—	PT0TCRL1	PT0TCRL0	PT0VLF
PTM0DL	D7	D6	D5	D4	D3	D2	D1	D0
PTM0DH	D15	D14	D13	D12	D11	D10	D9	D8
PTM0AL	D7	D6	D5	D4	D3	D2	D1	D0
PTM0AH	D15	D14	D13	D12	D11	D10	D9	D8
PTM0BL	D7	D6	D5	D4	D3	D2	D1	D0
PTM0BH	D15	D14	D13	D12	D11	D10	D9	D8
PTM0RPL	PT0RP7	PT0RP6	PT0RP5	PT0RP4	PT0RP3	PT0RP2	PT0RP1	PT0RP0
PTM0RPH	PT0RP15	PT0RP14	PT0RP13	PT0RP12	PT0RP11	PT0RP10	PT0RP9	PT0RP8

16-bit Periodic TM Registers List

Register				В	it			
Name	7	6	5	4	3	2	1	0
PTM1C0	PT1PAU	PT1CK2	PT1CK1	PT1CK0	PT10N	_	—	_
PTM1C1	PT1M1	PT1M0	PT1IO1	PT1IO0	PT10C	PT1POL	PT1CAPTS	PT1CCLR
PTM1C2	_	_	_			PT1TCRL1	PT1TCRL0	PT1VLF
PTM1DL	D7	D6	D5	D4	D3	D2	D1	D0
PTM1DH	—	—	_		—	_	D9	D8
PTM1AL	D7	D6	D5	D4	D3	D2	D1	D0
PTM1AH	_	—	_		_	_	D9	D8
PTM1BL	D7	D6	D5	D4	D3	D2	D1	D0
PTM1BH	_	_	_	_		_	D9	D8
PTM1RPL	PT1RP7	PT1RP6	PT1RP5	PT1RP4	PT1RP3	PT1RP2	PT1RP1	PT1RP0
PTM1RPH	_	_	_	_	_	_	PT1RP9	PT1RP8

10-bit Periodic TM Registers List



PTMnC0 Register (n=0 or 1)

Bit	7	6	5	4	3	2	1	0
Name	PTnPAU	PTnCK2	PTnCK1	PTnCK0	PTnON	—	—	—
R/W	R/W	R/W	R/W	R/W	R/W	—	—	—
POR	0	0	0	0	0	—	—	—

Bit 7 PTnPAU: PTMn Counter Pause Control

0: Run

1: Pause

The counter can be paused by setting this bit high. Clearing the bit to zero restores normal counter operation. When in a Pause condition the PTMn will remain powered up and continue to consume power. The counter will retain its residual value when this bit changes from low to high and resume counting from this value when the bit changes to a low value again.

Bit 6~4 PTnCK2~PTnCK0: Select PTMn Counter clock

- 000: f_{SYS}/4
- 001: f_{sys}
- 010: $f_{\rm H}/16$
- 011: f_H/64
- 100: f_{SUB}
- 101: f_{sub}
- 110: Undefined
- 111: Undefined

These three bits are used to select the clock source for the PTMn. The clock source f_{SYS} is the system clock, while f_{H} and f_{SUB} are other internal clocks, the details of which can be found in the oscillator section.

Bit 3 PTnON: PTMn Counter On/Off Control

- 0: Off
- 1: On

This bit controls the overall on/off function of the PTMn. Setting the bit high enables the counter to run, clearing the bit disables the PTMn. Clearing this bit to zero will stop the counter from counting and turn off the PTMn which will reduce its power consumption. When the bit changes state from low to high the internal counter value will be reset to zero, however when the bit changes from high to low, the internal counter will retain its residual value until the bit returns high again.

If the PTMn is in the Compare Match Output Mode, PWM output Mode or Single Pulse Output Mode then the PTMn output will be reset to its initial condition, as specified by the PTnOC bit, when the PTnON bit changes from low to high.

Bit 2~0 Unimplemented, read as "0"

PTMnC1 Register (n=0 or 1)

Bit	7	6	5	4	3	2	1	0
Name	PTnM1	PTnM0	PTnIO1	PTnIO0	PTnOC	PTnPOL	PTnCAPTS	PTnCCLR
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6

PTnM1~PTnM0: Select PTMn Operating Mode

00: Compare Match Output Mode

01: Capture Input Mode

10: PWM Output Mode or Single Pulse Output Mode

11: Timer/Counter Mode

These bits setup the required operating mode for the PTMn. To ensure reliable operation the PTMn should be switched off before any changes are made to the PTnM1 and PTnM0 bits. In the Timer/Counter Mode, the PTMn output control must be disabled.



Bit 5~4 PTnIO1~PTnIO0: Select PTMn function

- Compare Match Output Mode
- 00: No change
- 01: Output low
- 10: Output high
- 11: Toggle output
- PWM Output Mode/Single Pulse Output Mode
- 00: PWM output inactive state
- 01: PWM output active state
- 10: PWM output
- 11: Single pulse output
- Capture Input Mode
- PTnTCRL[1:0]=00B:
- 00: Input capture at rising edge of PTPnI, and the counter value will be latched into CCRA
- 01: Input capture at falling edge of PTPnI, and the counter value will be latched into CCRA
- 10: Input capture at falling/rising edge of PTPnI, and the counter value will be latched into CCRA
- 11: Input capture disabled
- PTnTCRL[1:0]=01B or 10B or 11B:
- 00: Input capture at rising edge of PTPnI, and the counter value will be latched into CCRB
- 01: Input capture at falling edge of PTPnI, and the counter value will be latched into CCRA
- 10: Input capture at falling/rising edge of PTPnI, and the counter value will be latched into CCRA at falling edge and into CCRB at rising edge
- 11: Input capture disabled
- Timer/Counter Mode
- Unused

These two bits are used to determine how the PTMn output changes state when a certain condition is reached. The function that these bits select depends upon in which mode the PTMn is running.

In the Compare Match Output Mode, the PTnIO1 and PTnIO0 bits determine how the PTMn output changes state when a compare match occurs from the Comparator A. The PTMn output can be setup to switch high, switch low or to toggle its present state when a compare match occurs from the Comparator A. When the bits are both zero, then no change will take place on the output. The initial value of the PTMn output should be setup using the PTnOC bit in the PTMnC1 register. Note that the output level requested by the PTnIO1 and PTnIO0 bits must be different from the initial value setup using the PTnOC bit otherwise no change will occur on the PTMn output when a compare match occurs. After the PTMn output changes state, it can be reset to its initial level by changing the level of the PTnON bit from low to high.

In the PWM Output Mode, the PTnIO1 and PTnIO0 bits determine how the PTMn output changes state when a certain compare match condition occurs. The PWM output function is modified by changing these two bits. It is necessary to only change the values of the PTnIO1 and PTnIO0 bits only after the TM has been switched off. Unpredictable PWM outputs will occur if the PTnIO1 and PTnIO0 bits are changed when the PTMn is running.

Bit 3	PTnOC: PTMn PTPn Output control bit
	Compare Match Output Mode 0: Initial low
	1: Initial high
	PWM Output Mode/Single Pulse Output Mode 0: Active low
	1: Active high
	This is the output control bit for the PTMn output. Its operation depends upon whether PTMn is being used in the Compare Match Output Mode or in the PWM Output Mode/Single Pulse Output Mode. It has no effect if the PTMn is in the Timer/Counter
	Mode. In the Compare Match Output Mode, it has no effect in the FIMILIA in the FIMILIA Control Mode. In the Compare Match Output Mode it determines the logic level of the PTMn output before a compare match occurs. In the PWM Output Mode it determines if the PWM signal is active high or active low. In the Single Pulse Output Mode it determines the logic level of the PTMn output when the PTnON bit changes from low to high.
Bit 2	PTnPOL: PTMn PTPn Output polarity Control 0: Non-invert 1: Invert
	This bit controls the polarity of the PTPn output. When the bit is set high the PTMn output will be inverted and not inverted when the bit is zero. It has no effect if the PTMn is in the Timer/Counter Mode.
Bit 1	PTnCAPTS : PTMn Capture Trigger Source Selection 0: From PTPnI pin 1: Undefined
Bit 0	PTnCCLR : Select PTMn Counter clear condition 0: PTMn Comparator P match 1: PTMn Comparator A match
	This bit is used to select the method which clears the counter. Remember that the Periodic TM contains two comparators, Comparator A and Comparator P, either of which can be selected to clear the internal counter. With the PTnCCLR bit set high, the counter will be cleared when a compare match occurs from the Comparator A. When the bit is low, the counter will be cleared when a compare match occurs from
	the Comparator P or with a counter overflow. A counter overflow clearing method can

PTMnC2 Register (n=0 or 1)

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	_	—	PTnTCRL1	PTnTCRL0	PTnVLF
R/W	_	_	—	_	_	R/W	R/W	R
POR	—	_	_	_	_	0	0	0

only be implemented if the CCRP bits are all cleared to zero. The PTnCCLR bit is not used in the PWM Output Mode, Single Pulse Output Mode or Capture Input Mode.

Bit 7~3 Unimplemented, read as "0"

Bit 2~1 **PTnTCRL1~PTnTCRL0**: Select PTMn counter clear condition in capture input mode only 00: Comparator P match clear only

01: Comparator P match or rising edge clear

10: Comparator P match or falling edge clear

11: Comparator P match or dual edge clear

DT-VIE DTM: counter unlist latek adas flas

PTnVLF: PTMn counter value latch edge flag

0: Falling edge trigger the counter value latch 1: Rising edge trigger the counter value latch

When the PTnTCRL1~PTnTCRL0 bits equal to 00B, ignore this flag status.

Bit 0



PTMnDL Register (n=0 or 1)

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R	R	R	R	R	R	R	R
POR	0	0	0	0	0	0	0	0

Bit 7~0 D7~D0: PTMn Counter Low Byte Register bit 7 ~ bit 0 PTMn 10-bit/16-bit Counter bit 7 ~ bit 0

PTM0DH Register

Bit	7	6	5	4	3	2	1	0
Name	D15	D14	D13	D12	D11	D10	D9	D8
R/W	R	R	R	R	R	R	R	R
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D15~D8**: PTM0 Counter High Byte Register bit 7 ~ bit 0 PTM0 16-bit Counter bit 15 ~ bit 8

PTM1DH Register

Bit	7	6	5	4	3	2	1	0
Name		—	_	—	—	—	D9	D8
R/W	—	—	_	—	—	—	R	R
POR	—	—	_	_	—	_	0	0

Bit 7~2 Unimplemented, read as "0"

Bit 1~0 **D9~D8**: PTM1 Counter High Byte Register bit 1 ~ bit 0 PTM1 10-bit Counter bit 9 ~ bit 8

PTMnAL Register (n=0 or 1)

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D7~D0**: PTMn CCRA Low Byte Register bit 7 ~ bit 0 PTMn 10-bit/16-bit CCRA bit 7 ~ bit 0

PTM0AH Register

Bit	7	6	5	4	3	2	1	0
Name	D15	D14	D13	D12	D11	D10	D9	D8
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 D15~D8: PTM0 CCRA High Byte Register bit 7 ~ bit 0 PTM0 16-bit CCRA bit 15 ~ bit 8



PTM1AH Register

Bit	7	6	5	4	3	2	1	0
Name	—	_	—		—	_	D9	D8
R/W	—	—	—		—	—	R/W	R/W
POR		—	—	—	—	—	0	0

Bit 7~2 Unimplemented, read as "0"

D9~D8: PTM1 CCRA High Byte Register bit 1 ~ bit 0 Bit 1~0 PTM1 10-bit CCRA bit 9 ~ bit 8

PTMnBL Register (n=0 or 1)

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 D7~D0: PTMn CCRB Low Byte Register bit 7 ~ bit 0 PTMn 10-bit/16-bit CCRB bit 7 ~ bit 0

PTM0BH Register

Bit	7	6	5	4	3	2	1	0
Name	D15	D14	D13	D12	D11	D10	D9	D8
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 D15~D8: PTM0 CCRB High Byte Register bit 7 ~ bit 0 PTM0 16-bit CCRB bit 15 ~ bit 8

PTM1BH Register

Bit	7	6	5	4	3	2	1	0
Name	_	—	—	—	—	—	D9	D8
R/W	_	_	—	—	—	—	R/W	R/W
POR	—	—	—	—		—	0	0

Bit 7~2 Unimplemented, read as "0"

Bit 1~0 D9~D8: PTM1 CCRB High Byte Register bit 1 ~ bit 0 PTM1 10-bit CCRB bit 9 ~ bit 8

PTMnRPL Register (n=0 or 1)

Bit	7	6	5	4	3	2	1	0
Name	PTnRP7	PTnRP6	PTnRP5	PTnRP4	PTnRP3	PTnRP2	PTnRP1	PTnRP0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0

PTnRP7~PTnRP0: PTMn CCRP Low Byte Register bit 7 ~ bit 0 PTMn 10-bit/16-bit CCRP bit 7 ~ bit 0



PTM0RPH Register

Bit	7	6	5	4	3	2	1	0
Name	PT0RP15	PT0RP14	PT0RP13	PT0RP12	PT0RP11	PT0RP10	PT0RP9	PT0RP8
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **PT0RP15~PT0RP8**: PTM0 CCRP High Byte Register bit 7 ~ bit 0 PTM0 16-bit CCRP bit 15 ~ bit 8

PTM1RPH Register

Bit	7	6	5	4	3	2	1	0
Name		_	_	_	—		PT1RP9	PT1RP8
R/W	—	_	_	_	—	—	R/W	R/W
POR	—	_	—	—	—	—	0	0

Bit 7~2 Unimplemented, read as "0"

Bit 1~0 PT1RP9~PT1RP8: PTM1 CCRP High Byte Register bit 1 ~ bit 0 PTM1 10-bit CCRP bit 9 ~ bit 8

Periodic Type TM Operating Modes

The Periodic Type TM can operate in one of five operating modes, Compare Match Output Mode, PWM Output Mode, Single Pulse Output Mode, Capture Input Mode or Timer/Counter Mode. The operating mode is selected using the PTnM1 and PTnM0 bits in the PTMnC1 register.

Compare Match Output Mode


To select this mode, bits PTnM1 and PTnM0 in the PTMnC1 register, should be set to 00 respectively. In this mode once the counter is enabled and running it can be cleared by three methods. These are a counter overflow, a compare match from Comparator A and a compare match from Comparator P. When the PTnCCLR bit is low, there are two ways in which the counter can be cleared. One is when a compare match from Comparator P, the other is when the CCRP bits are all zero which allows the counter to overflow. Here both PTMnAF and PTMnPF interrupt request flags for Comparator A and Comparator P respectively, will both be generated.

If the PTnCCLR bit in the PTMnC1 register is high then the counter will be cleared when a compare match occurs from Comparator A. However, here only the PTMnAF interrupt request flag will be generated even if the value of the CCRP bits is less than that of the CCRA registers. Therefore when PTnCCLR is high no PTMnPF interrupt request flag will be generated. In the Compare Match Output Mode, the CCRA can not be cleared to zero.

If the CCRA bits are all zero, the counter will overflow when its reaches its maximum 10-bit, 3FF Hex, or 16-bit, FFFF Hex, value, however here the PTMnAF interrupt request flag will not be generated.

As the name of the mode suggests, after a comparison is made, the PTMn output will change state. The PTMn output condition however only changes state when a PTMnAF interrupt request flag is generated after a compare match occurs from Comparator A. The PTMnPF interrupt request flag, generated from a compare match occurs from Comparator P, will have no effect on the PTMn output. The way in which the PTMn output changes state are determined by the condition of the PTnIO1 and PTnIO0 bits in the PTMnC1 register. The PTMn output can be selected using the PTnIO1 and PTnIO0 bits to go high, to go low or to toggle from its present condition when a compare match occurs from Comparator A. The initial condition of the PTMn output, which is setup after the PTnON bit changes from low to high, is setup using the PTnOC bit. Note that if the PTnIO1 and PTnIO0 bits are zero then no output change will take place.







Compare Match Output Mode – PTnCCLR=0 (n=0 or 1)

Note: 1. With PTnCCLR=0 a Comparator P match will clear the counter

- 2. The PTMn output is controlled only by the PTMnAF flag
- 3. The output is reset to its initial state by a PTnON bit rising edge







- Note: 1. With PTnCCLR=1 a Comparator A match will clear the counter
 - 2. The PTMn output is controlled only by the PTMnAF flag
 - 3. The output is reset to its initial state by a PTnON bit rising edge
 - 4. A PTMnPF flag is not generated when PTnCCLR=1



Timer/Counter Mode

To select this mode, bits PTnM1 and PTnM0 in the PTMnC1 register should be set to 11 respectively. The Timer/Counter Mode operates in an identical way to the Compare Match Output Mode generating the same interrupt flags. The exception is that in the Timer/Counter Mode the TM output function is not used. Therefore the above description and Timing Diagrams for the Compare Match Output Mode can be used to understand its function.

PWM Output Mode

To select this mode, bits PTnM1 and PTnM0 in the PTMnC1 register should be set to 10 respectively. The PWM function within the PTMn is useful for applications which require functions such as motor control, heating control, illumination control etc. By providing a signal of fixed frequency but of varying duty cycle on the PTMn output, a square wave AC waveform can be generated with varying equivalent DC RMS values.

As both the period and duty cycle of the PWM waveform can be controlled, the choice of generated waveform is extremely flexible. In the PWM Output Mode, the PTnCCLR bit has no effect on the PWM operation. Both of the CCRA and CCRP registers are used to generate the PWM waveform, one register is used to clear the internal counter and thus control the PWM waveform frequency, while the other one is used to control the duty cycle. The PWM waveform frequency and duty cycle can therefore be controlled by the values in the CCRA and CCRP registers.

An interrupt flag, one for each of the CCRA and CCRP, will be generated when a compare match occurs from either Comparator A or Comparator P. The PTnOC bit in the PTMnC1 register is used to select the required polarity of the PWM waveform while the two PTnIO1 and PTnIO0 bits are used to enable the PWM output or to force the PTMn output to a fixed high or low level. The PTnPOL bit is used to reverse the polarity of the PWM output waveform.

• 16-bit PTM0, PWM Output Mode, Edge-aligned Mode

CCRP	1~65535	0		
Period	1~65535	65536		
Duty	CCRA			

• 10-bit PTM1, PWM Output Mode, Edge-aligned Mode


CCRP	1~1023	0			
Period	1~1023	1024			
Duty	CCRA				

If fsys=8MHz, PTMn clock source select fsys/4, CCRP=512 and CCRA=128,

The PTMn PWM output frequency= $(f_{SYS}/4)/512=f_{SYS}/2048=3.9063$ kHz, duty=128/512=25%.

If the Duty value defined by the CCRA register is equal to or greater than the Period value, then the PWM output duty is 100%.





Note: 1. Counter cleared by CCRP

2. A counter clear sets the PWM Period

3. The internal PWM function continues running even when PTnIO[1:0]=00 or 01

4. The PTnCCLR bit has no influence on PWM operation




Single Pulse Output Mode

To select this mode, bits PTnM1 and PTnM0 in the PTMnC1 register should be set to 10 respectively and also the PTnIO1 and PTnIO0 bits should be set to 11 respectively. The Single Pulse Output Mode, as the name suggests, will generate a single shot pulse on the PTMn output.


The trigger for the pulse output leading edge is a low to high transition of the PTnON bit, which can be implemented using the application program. When the PTnON bit transitions to a high level, the counter will start running and the pulse leading edge will be generated. The PTnON bit should remain high when the pulse is in its active state. The generated pulse trailing edge will be generated when the PTnON bit is cleared to zero, which can be implemented using the application program or when a compare match occurs from Comparator A.

However a compare match from Comparator A will also automatically clear the PTnON bit and thus generate the Single Pulse output trailing edge. In this way the CCRA value can be used to control the pulse width. A compare match from Comparator A will also generate a PTMn interrupt. The counter can only be reset back to zero when the PTnON bit changes from low to high when the counter restarts. In the Single Pulse Output Mode CCRP is not used. The PTnCCLR bit is not used in this Mode.



Single Pulse Generation (n=0 or 1)





Single Pulse Output Mode (n=0 or 1)

Note: 1. Counter stopped by CCRA

2. CCRP is not used

3. The pulse is triggered by setting the PTnON bit high

4. In the Single Pulse Output Mode, PTnIO[1:0] must be set to "11" and cannot be changed.



Capture Input Mode

To select this mode bits PTnM1 and PTnM0 in the PTMnC1 register should be set to 01 respectively. This mode enables external signals to capture and store the present value of the internal counter and can therefore be used for applications such as pulse width measurements. The external signal is supplied on the PTPnI pin which is selected using the PTnCAPTS bit in the PTMnC1 register. The input pin active edge can be either a rising edge, a falling edge or both rising and falling edges; the active edge transition type is selected using the PTnIO1 and PTnIO0 bits in the PTMnC1 register. The counter is started when the PTnON bit changes from low to high which is initiated using the application program.


The PTnIO1 and PTnIO0 bits decide which active edge transition type to be latched and to generate an interrupt. The PTnTCLR1 and PTnTCLR0 bits decide the condition that the counter reset back to zero. The present counter value latched into CCRA or CCRB is decided by both PTnIO1~PTnIO0 and PTnTCLR1~PTnTCLR0 setting. The PTnIO1~PTnIO0 and PTnTCLR1~PTnTCLR0 bits are setup independently on each other.

When the required edge transition appears on the PTPnI pin the present value in the counter will be latched into the CCRA registers or CCRB registers and a PTMn interrupt generated. Irrespective of what events occur on the PTPnI pin, the counter will continue to free run until the PTnON bit changes from high to low. When a CCRP compare match occurs the counter will reset back to zero; in this way the CCRP value can be used to control the maximum counter value. When a CCRP compare match occurs from Comparator P, a PTMn interrupt will also be generated. Counting the number of overflow interrupt signals from the CCRP can be a useful method in measuring long pulse widths. The PTnIO1 and PTnIO0 bits can select the active trigger edge on the PTPnI pin to be a rising edge, falling edge or both edge types. If the PTnIO1 and PTnIO0 bits are both set high, then no capture operation will take place irrespective of what happens on the PTPnI pin, however it must be noted that the counter will continue to run.

If the capture pulse width is less than two timer clock cycles, it may be ignored by hardware. The timer clock source must be equal to or less than 50MHz, otherwise the counter may fail to count.

As the PTPnI pin is pin-shared with other functions, care must be taken if the PTMn is in the Capture Input Mode. This is because if the pin is setup as an output, then any transitions on this pin may cause an input capture operation to be executed. The PTnCCLR, PTnOC and PTnPOL bits are not used in this Mode.






Capture Input Mode – PTnTCLR[1:0]=00 (n=0 or 1)

Note: 1. PTnM[1:0]=01, PTnTCLR[1:0]=00 and active edge set by the PTnIO[1:0] bits

- 2. A PTMn Capture input pin active edge transfers the counter value to CCRA
 - 3. Comparator P match will clear the counter
 - 4. PTnCCLR bit is not used
 - 5. No output function PTnOC and PTnPOL bits are not used
 - 6. CCRP determines the counter value and the counter has a maximum count value when CCRP is equal to zero.
 - 7. Ignore the PTnVLF bit status when PTnTCLR[1:0]=00








Note: 1. PTnM[1:0]=01, PTnTCLR[1:0]=01 and active edge set by the PTnIO[1:0] bits

- 2. A PTMn Capture input pin active edge transfers the counter value to CCRA or CCRB
- 3. Comparator P match or PTMn capture input pin rising edge will clear the counter
- 4. PTnCCLR bit is not used
- 5. No output function PTnOC and PTnPOL bits are not used
- 6. CCRP determines the counter value and the counter has a maximum count value when CCRP is equal to zero.







Note: 1. PTnM[1:0]=01, PTnTCLR[1:0]=10 and active edge set by the PTnIO[1:0] bits

2. A PTMn Capture input pin active edge transfers the counter value to CCRA or CCRB


3. Comparator P match or PTMn capture input pin falling edge will clear the counter

4. PTnCCLR bit is not used

5. No output function – PTnOC and PTnPOL bits are not used

6. CCRP determines the counter value and the counter has a maximum count value when CCRP is equal to zero.





Capture Input Mode - PTnTCLR[1:0]=11 (n=0 or 1)

Note: 1. PTnM[1:0]=01, PTnTCLR[1:0]=11 and active edge set by the PTnIO[1:0] bits

2. A PTMn Capture input pin active edge transfers the counter value to CCRA or CCRB

- 3. Comparator P match or PTMn capture input pin rising or falling edge will clear the counter
- 4. PTnCCLR bit is not used
- 5. No output function PTnOC and PTnPOL bits are not used
- 6. CCRP determines the counter value and the counter has a maximum count value when CCRP is equal to zero.



Analog to Digital Converter


The need to interface to real world analog signals is a common requirement for many electronic systems. However, to properly process these signals by a microcontroller, they must first be converted into digital signals by A/D converters. By integrating the A/D conversion electronic circuitry into the microcontroller, the need for external components is reduced significantly with the corresponding follow-on benefits of lower costs and reduced component space requirements.

A/D Converter Overview

This device contains a multi-channel analog to digital converter which can directly interface to external analog signals (such as that from sensors or other control signals) or internal analog signals and convert these signals directly into a 12-bit digital value. The external or internal analog signal to be converted is determined by the SAINS3~SAINS0 bits together with the SACS3~SACS0 bits. Note that when the internal analog signal is to be converted, the selected external input channel will be automatically disconnected to avoid malfunction. More detailed information about the A/D input signal is described in the "A/D Converter Control Registers" and "A/D Converter Input Signals" sections respectively.

External Input Channels	Internal Input Signals	A/D Channel Select Bits
AN0~AN1	AV _{DD} , AV _{DD} /2, AV _{DD} /4, V _R , V _R /2, V _R /4, V _{CC20}	SAINS3~SAINS0, SACS3~SACS0

The accompanying block diagram shows the overall internal structure of the A/D converter, together with its associated registers.



A/D Converter Structure



A/D Converter Register Description

Overall operation of the A/D converter is controlled using five registers. A read only register pair exists to store the A/D converter data 12-bit value. The remaining three registers are control registers which setup the operating and control function of the A/D converter.

Register				В	it			
Name	7	6	5	4	3	2	1	0
SADOL(ADRFS=0)	D3	D2	D1	D0	—	—	—	—
SADOL(ADRFS=1)	D7	D6	D5	D4	D3	D2	D1	D0
SADOH(ADRFS=0)	D11	D10	D9	D8	D7	D6	D5	D4
SADOH(ADRFS=1)	—		—	—	D11	D10	D9	D8
SADC0	START	ADBZ	ADCEN	ADRFS	SACS3	SACS2	SACS1	SACS0
SADC1	SAINS3	SAINS2	SAINS1	SAINS0	—	SACKS2	SACKS1	SACKS0
SADC2	ADPGAEN		D5	PGAIS	SAVRS1	SAVRS0	PGAGS1	PGAGS0

A/D Converter Registers List

A/D Converter Data Registers – SADOL, SADOH

As the device contains an internal 12-bit A/D converter, it requires two data registers to store the converted value. These are a high byte register, known as SADOH, and a low byte register, known as SADOL. After the conversion process takes place, these registers can be directly read by the microcontroller to obtain the digitised conversion value. As only 12 bits of the 16-bit register space is utilised, the format in which the data is stored is controlled by the ADRFS bit in the SADC0 register as shown in the accompanying table. D0~D11 are the A/D conversion result data bits. Any unused bits will be read as zero. Note that the A/D converter data register contents will be unchanged if the A/D converter is disabled.

				SAE	ЮН							SAI	DOL			
ADRFS	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
0	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	0	0	0	0
1	0	0	0	0	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0

A/D Data Registers

A/D Converter Control Registers – SADC0, SADC1, SADC2

To control the function and operation of the A/D converter, several control registers known as SADC0, SADC1 and SADC2 are provided. These 8-bit registers define functions such as the selection of which analog channel is connected to the internal A/D converter, the digitised data format, the A/D clock source as well as controlling the start function and monitoring the A/D converter busy status. As the device contains only one actual analog to digital converter hardware circuit, each of the external or internal analog signal inputs must be routed to the converter. The SACS3~SACS0 bits in the SADC0 register are used to determine which external channel input is selected to be converted. The SAINS3~SAINS0 bits in the SADC1 register are used to determine if the analog signal to be converted comes from an internal analog signal or from an external analog channel input.

The pin-shared function selection bits determine which pins on I/O Ports are used as analog inputs for the A/D converter input and which pins are not to be used as the A/D converter input. When the pin is selected to be an A/D input, its original function, whether it is an I/O or other pin-shared function will be removed. In addition, any internal pull-high resistors connected to these pins will be automatically removed if the pin is selected to be an A/D input.

SADC0 Register



$0 \rightarrow 1 - $ This bit is high and ADBZ : A $0: A/D$	O: Start A/ is used to in then cleare	ADCEN R/W 0 /D conversion itiate an A/ ed low again	on	SACS3 R/W 0	SACS2 R/W 0	SACS1 R/W 0	SACS0 R/W 0				
0 START : $0 \rightarrow 1 - $ This bit i high and ADBZ : 4 0: A/D	0 Start the A >0: Start A/ is used to in then cleare	0 /D convers D conversionitiate an A/	0 ion on								
START: $0 \rightarrow 1$ This bit is high and ADBZ: A 0: A/D	Start the A >0: Start A/ is used to in then cleare	/D convers D conversionitiate an A	ion on	0	0	0	0				
$0 \rightarrow 1 - $ This bit is high and ADBZ : A $0: A/D$	O: Start A/ is used to in then cleare	D conversionitiate an A	on								
ADBZ : A 0: A/D		ed low again			The bit is						
1.14	conversior	ter busy fla n ended or r			ill initiate a	i conversioi	1 process.				
not. Whe will be s	1: A/D is busy This read only flag is used to indicate whether the A/D conversion is in progress or not. When the START bit is set from low to high and then to low again, the ADBZ flag will be set to 1 to indicate that the A/D conversion is initiated. The ADBZ flag will be cleared as 0 after the A/D conversion is complete.										
0: Disa 1: Enal This bit the A/D reducing	ble ble controls th converter. the device	he A/D inte If the bit is power con	ernal functi s set low, t sumption.	on. This b hen the A/ When the A	D converte /D converte	r will be sw er function	witched o is disable				
ADRFS 0: ADO 1: ADO This bit	A/D output C output da C output da controls th	ta format – ta format – le format o	→ SADOH= → SADOH= f the 12-bi	D[11:4]; S D[11:8]; S t converted	ADOL=D[´ l A/D value	7:0] e in the two	o A/D da				
SACS3~ 0000: 4 0001: 4	- Sacso : A Ano An1	/D converte	er external a	analog inpu	t channel se	election					
	will be s cleared a ADCEN 0: Disa 1: Enal This bit the A/D reducing the cont unchang ADRFS 0: AD0 1: AD0 This bit registers SACS3 - 0000: 4 0001: 4	 will be set to 1 to ir cleared as 0 after th ADCEN: A/D conv 0: Disable 1: Enable This bit controls th the A/D converter. reducing the device the contents of the unchanged. ADRFS: A/D output da 1: ADC output da 1: ADC output da This bit controls th registers. Details are SACS3~SACS0: A. 0000: AN0 0001: AN1 0010~1111: Non-4 	 will be set to 1 to indicate that cleared as 0 after the A/D conv ADCEN: A/D converter enable 0: Disable 1: Enable This bit controls the A/D interference the A/D converter. If the bit i reducing the device power con the contents of the A/D data unchanged. ADRFS: A/D output data format – 1: ADC output data format – 1: ADC output data format or registers. Details are provided SACS3~SACS0: A/D converter 0000: AN0 0001: AN1 0010~1111: Non-existed characteric 	 will be set to 1 to indicate that the A/D coccleared as 0 after the A/D conversion is coccleared as 0 after the A/D conversion is coccleared as 0 after the A/D conversion is coccleared as 0 after the A/D converter enable/disable coccleared as 0 after the A/D converter enable/disable coccleared as 0. ADCEN: A/D converter enable/disable coccleared as 0. This bit controls the A/D internal function the A/D converter. If the bit is set low, the contents of the A/D data register paraneous the contents of the A/D data register paraneous and the contents of the A/D data register paraneous and the content of the A/D data register paraneous and the content of the A/D data format selection 0: ADC output data format → SADOH= 1: ADC output data format → SADOH= 1: ADC output data format of the 12-bit registers. Details are provided in the A/D or SACS3~SACS0: A/D converter external at 0000: AN0 0001: AN1 	 will be set to 1 to indicate that the A/D conversion is cleared as 0 after the A/D conversion is complete. ADCEN: A/D converter enable/disable control 0: Disable Enable This bit controls the A/D internal function. This bit the A/D converter. If the bit is set low, then the A/P reducing the device power consumption. When the A/P reducing the device power consumption. When the A/P contents of the A/D data register pair known a unchanged. ADRFS: A/D output data format selection bit ADC output data format → SADOH=D[11:4]; S ADC output data format of the 12-bit converted registers. Details are provided in the A/D converter details and provided in the A/D converter details analog input 0000: AN0 AN1 	 will be set to 1 to indicate that the A/D conversion is initiated. T cleared as 0 after the A/D conversion is complete. ADCEN: A/D converter enable/disable control 0: Disable 1: Enable This bit controls the A/D internal function. This bit should be the A/D converter. If the bit is set low, then the A/D converter reducing the device power consumption. When the A/D converter the contents of the A/D data register pair known as SADOH unchanged. ADRFS: A/D output data format selection bit 0: ADC output data format → SADOH=D[11:4]; SADOL=D[2] 1: ADC output data format of the 12-bit converted A/D value registers. Details are provided in the A/D converter data register SACS3~SACS0: A/D converter external analog input channel se 0000: AN0 0001: AN1 	 will be set to 1 to indicate that the A/D conversion is initiated. The ADBZ is cleared as 0 after the A/D conversion is complete. ADCEN: A/D converter enable/disable control 0: Disable 1: Enable This bit controls the A/D internal function. This bit should be set to one the A/D converter. If the bit is set low, then the A/D converter will be so reducing the device power consumption. When the A/D converter function the contents of the A/D data register pair known as SADOH and SADO unchanged. ADRFS: A/D output data format selection bit 0: ADC output data format → SADOH=D[11:4]; SADOL=D[3:0] 1: ADC output data format of the 12-bit converter dA/D value in the two registers. Details are provided in the A/D converter data register section. SACS3~SACS0: A/D converter external analog input channel selection 0000: AN0 				

Bit 7 6 5 4 3 2 1 0 SAINS3 SAINS2 SAINS1 SAINS0 SACKS2 SACKS1 SACKS0 Name _ R/W R/W R/W R/W R/W R/W R/W R/W ____ POR 0 0 0 0 0 0 ____ 0

Bit 7~4 SAINS3~SAINS0: Internal A/D converter input channel selection bit

0000: External input – External analog channel input

0001: Internal input – Internal A/D converter power supply voltage $AV_{\mbox{\scriptsize DD}}$

- 0010: Internal input Internal A/D converter power supply voltage $AV_{\rm DD}/2$
- 0011: Internal input Internal A/D converter power supply voltage $AV_{\rm DD}/4$
- 0100: External input External analog channel input
- 0101: Internal input Internal A/D converter PGA output voltage $V_{\text{\tiny R}}$

0110: Internal input – Internal A/D converter PGA output voltage $V_{\mbox{\tiny R}}/2$

0111: Internal input – Internal A/D converter PGA output voltage $V_{\ensuremath{\mathbb{R}}\xspace}/4$

1000: Internal input – Internal LDO divider resistance output voltage V_{CC20}

1001~1011: Reserved, connected to ground

1100~1111: External signal – External analog channel input

When an internal analog signal is selected to be converted, the external channel input signal will automatically be switched off regardless of the SACS3~SACS0 bit field value.



Bit 3	Unimplemented,	read as	"0"
2110	c impremented,	read ab	~

Bit 2~0 SACKS2~SACKS0: A/D converter clock rate selection bit

- 000: f_{SYS} 001: f_{SYS}/2
- 010: fsys/2
- 011: f_{SYS}/8
- 100: f_{sys}/16
- 101: f_{SYS}/32
- 110: f_{SYS}/64 111: f_{SYS}/128

SADC2 Register

Bit	7	6	5	4	3	2	1	0
Name	ADPGAEN	—	D5	PGAIS	SAVRS1	SAVRS0	PGAGS1	PGAGS0
R/W	R/W	—	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	_	0	0	0	0	0	0

Bit 7 ADPGAEN: A/D converter PGA enable/disable control

- 0: Disable
- 1: Enable

This bit is used to control the A/D converter internal PGA function. When the PGA output voltage is selected as A/D input or A/D reference voltage, the PGA need to be enabled by setting this bit high. Otherwise the PGA needs to be disabled by clearing the ADPGAEN bit to zero to conserve power.

- Bit 6 Unimplemented, read as "0"
- Bit 5 **D5**: Reserved, can not be used and must be fixed at 0.
- Bit 4 **PGAIS**: PGA input (V_{RI}) selection
 - 0: V_{RI} comes from VREFI pin
 - 1: V_{RI} comes from V_{BG}

When the internal independent reference voltage V_{BG} is selected as the PGA input, the external reference voltage on the VREFI pin will be automatically switched off. When this bit is set high to select V_{BG} as PGA input, the internal bandgap reference V_{BG} should be enabled by setting the VBGEN bit in the LVRC register to "1".

Bit 3~2 SAVRS1~SAVRS0: A/D converter reference voltage selection

00: ADC reference voltage comes from AV_{DD}

01: ADC reference voltage comes from VREF pin

1x: ADC reference voltage comes from V_R (PGA output)

When the internal A/D converter power or the internal PGA output voltage is selected as the reference voltage, the hardware will automatically disconnect the external VREF input.

Bit 1~0 PGAGS1~PGAGS0: PGA gain selection bits

- 00: Gain=1
- 01: Gain=2
- 10: Gain=3
- 11: Gain=4



A/D Converter Operation

The START bit in the SADC0 register is used to start and reset the A/D converter. When the microcontroller sets this bit from low to high and then low again, an analog to digital conversion cycle will be initiated.

The ADBZ bit in the SADC0 register is used to indicate whether the analog to digital conversion process is in process or not. This bit will be automatically set to "1" by the microcontroller after an A/D conversion is successfully initiated. When the A/D conversion is complete, the ADBZ will be cleared to 0. In addition, the corresponding A/D interrupt request flag will be set in the interrupt control register, and if the interrupts are enabled, an appropriate internal interrupt signal will be generated. This A/D internal interrupt signal will direct the program flow to the associated A/D internal interrupt address for processing. If the A/D internal interrupt is disabled, the microcontroller can be used to poll the ADBZ bit in the SADC0 register to check whether it has been cleared as an alternative method of detecting the end of an A/D conversion cycle.

Although the A/D clock source is determined by the system clock f_{SYS} , and by bits SACKS2~SACKS0 in the SADC, there are some limitations on the maximum A/D clock source speed that can be selected. As the recommended value of permissible A/D clock period, t_{ADCK} , is from 0.5µs to 10µs, care must be taken for system clock frequencies. For example, if the system clock operates at a frequency of 4MHz, the SACKS2~SACKS0 bits should not be set to 000B or 11xB. Doing so will give A/D clock periods that are less than the minimum A/D clock period or greater than the maximum A/D clock period which may result in inaccurate A/D conversion values. Refer to the following table for examples, where values marked with an asterisk * special care must be taken.

		A/D Clock Period (tadck)											
fsys	SACKS2, SACKS1, SACKS0 =000 (fsys)	SACKS2, SACKS1, SACKS0 =001 (fsys/2)	SACKS2, SACKS1, SACKS0 =010 (f _{SYS} /4)	SACKS2, SACKS1, SACKS0 =011 (fsys/8)	SACKS2, SACKS1, SACKS0 =100 (fsys/16)	SACKS2, SACKS1, SACKS0 =101 (fsys/32)	SACKS2, SACKS1, SACKS0 =110 (fsys/64)	SACKS2, SACKS1, SACKS0 =111 (fsys/128)					
1MHz	1µs	2µs	4µs	8µs	16µs*	32µs*	64µs*	128µs*					
2MHz	500ns	1µs	2µs	4µs	8µs	16µs*	32µs*	64µs*					
4MHz	250ns*	500ns	1µs	2µs	4µs	8µs	16µs*	32µs*					
8MHz	125ns*	250ns*	500ns	1µs	2µs	4µs	8µs	16µs*					

A/D Clock Period Examples

Controlling the power on/off function of the A/D converter circuitry is implemented using the ADCEN bit in the SADC0 register. This bit must be set high to power on the A/D converter. When the ADCEN bit is set high to power on the A/D converter internal circuitry a certain delay, as indicated in the timing diagram, must be allowed before an A/D conversion is initiated. Even if no pins are selected for use as A/D inputs by configuring the corresponding pin-shared control bits, if the ADCEN bit is high then some power will still be consumed. In power conscious applications it is therefore recommended that the ADCEN is set low to reduce power consumption when the A/D converter function is not being used.



A/D Converter Reference Voltage

The reference voltage supply to the A/D Converter can be supplied from either the positive power supply, AV_{DD} , or from an external reference sources supplied on pin VREF or from PGA output voltage V_R. The desired selection is made using the SAVRS1~SAVRS0 bits in the SADC2 register. When the SAVRS bit field is set to "00", the A/D converter reference voltage will come from AV_{DD} . If the SAVRS bit field is set to "01", the A/D converter reference voltage will come from the VREF pin. If the SAVRS bit field is set to "1x", the A/D converter reference voltage will come from V_R. As the VREF pin is pin-shared with other functions, when the VREF pin is selected as the reference voltage supply pin, the VREF pin-shared function control bits should be properly configured to disable other pin functions. When V_R is selected as A/D converter reference voltage, the PGA needs to be enabled by setting the ADPGAEN bit in the SADC2 register to 1. If the program selects the internal reference voltage V_{DD} or V_R as the A/D converter reference voltage, the hardware will automatically disconnect the external reference voltage input.

SAVRS[1:0]	Reference Source Description			
00	V _{DD}	Internal A/D converter power supply		
01	VREFI Pin	PGA external input pin VREFI		
10 or 11	V _R	Internal A/D converter PGA output voltage		

The analog input values must not be allowed to exceed the value of the selected reference voltage.

A/D Converter Reference Voltage Selection

A/D Converter Input Signals

All of the A/D analog input pins are pin-shared with the I/O pins on Port A as well as other functions. The corredponding selection bits for each I/O pin in the PAS0 register, determine whether the input pins are setup as A/D converter analog inputs or whether they have other functions. If the pin-shared function control bits configure its corresponding pin as an A/D analog channel input, the pin will be setup to be an A/D converter external channel input and the original pin functions disabled. In this way, pins can be changed under program control to change their function between A/D inputs and other functions. All pull-high resistors, which are setup through register programming, will be automatically disconnected if the pins are setup as A/D inputs. Note that it is not necessary to first setup the A/D pin as an input in the PAC port control register to enable the A/D input as when the pin-shared function control bits enable an A/D input, the status of the port control register will be overridden.

If the SAINS3~SAINS0 bits are set to "0000", "0100" or "1100~1111", the external analog channel input is selected to be converted and the SACS3~SACS0 bits can determine which actual external channel is selected to be converted. If the SAINS3~SAINS0 bits are set to "0001~0011", the AV_{DD} or its divided voltage is selected to be converted. If the SAINS3~SAINS0 bits are set to "0101~0111", the PGA output V_R or its divided voltage is selected to be converted. If the SAINS3~SAINS0 bits are set to "1000", the internal LDO divider resistance output voltage is selected to be converted.

The PGA input can be configured to come from the VREFI pin or come from the internal bandgap reference voltage, V_{BG} , using the PGAIS bit in the SADC2 register.

Note that if the program selects an internal signal as the A/D converter input, the hardware will automatically disconnect the external analog input. The same hardware control method can be applied to the PGA input selection. If the application program selects the internal voltage V_{BG} as PGA input, then the hardware will automatically disconnect the external VREFI input.

SAINS[3:0]	SACS[3:0]	Input Signals	Description
0000, 0100,	0000~0001	AN0~AN1	External channel analog input
1100~1111	100~1111 0010~1111 —		Floating
0001	XXXX	AV _{DD}	Internal A/D converter power supply voltage
0010	XXXX	AV _{DD} /2	Internal A/D converter power supply voltage/2
0011	XXXX	AV _{DD} /4	Internal A/D converter power supply voltage/4
0101	XXXX	VR	Internal A/D converter PGA output voltage
0110	XXXX	V _R /2	Internal A/D converter PGA output/2
0111	XXXX	V _R /4	Internal A/D converter PGA output/4
1000	хххх	V _{CC20}	Internal LDO divider resistance output
1001~1011	XXXX	Ground	Unused


A/D Converter Input Signal Selection

Conversion Rate and Timing Diagram

A complete A/D conversion contains two parts, data sampling and data conversion. The data sampling which is defined as t_{ADS} takes 4 A/D clock cycles and the data conversion takes 12 A/D clock cycles. Therefore a total of 16 A/D clock cycles for an A/D conversion which is defined as t_{ADC} are necessary.

Maximum single A/D conversion rate=A/D clock period/16

The accompanying diagram shows graphically the various stages involved in an analog to digital conversion process and its associated timing. After an A/D conversion process has been initiated by the application program, the microcontroller internal hardware will begin to carry out the conversion, during which time the program can continue with other functions. The time taken for the A/D conversion is 16 t_{ADCK} clock cycles where t_{ADCK} is equal to the A/D clock period.



A/D Conversion Timing – External Channel Input



Summary of A/D Conversion Steps

The following summarises the individual steps that should be executed in order to implement an A/D conversion process.

• Step 1

Select the required A/D conversion clock by properly programming the SACKS2~SACKS0 bits in the SDAC1 register.

• Step 2

Enable the A/D converter by setting the ADCEN bit in the SADC0 register to 1.

• Step 3

Select which signal is to be connected to the internal A/D converter by correctly configuring the SAINS3~SAINS0 bits.

Select the external channel input to be coverted, go to Step 4. Select the internal analog signal to be converted, go to Step 5.

• Step 4

If the A/D input signal is selected to come from the external channel input by configuring the SAINS bit field, the corresponding pin should first be configured as A/D input function by configuring the relevant pin-shared control bits. The desired analog channel then should be selected by configuring the SACS bit field. After this step, go to Step 6.

• Step 5

If the A/D input signal comes from the internal analog signal, the SAINS bit field should be properly configured and then the external channel input will automatically be disconnected regardless of the SACS bit field value. After this step, go to Step 6.

• Step 6

Select the reference voltage source by configuring the SAVRS1~SAVRS0 bits in the SADC2 register. If the reference voltage is selected to come from the PGA output, then enable the PGA and select the PGA input by configuring the PGAIS bit in the SADC2 register.

• Step 7

Select A/D converter output data format by configuring the ADRFS bit in the SADC0 register.

• Step 8

If A/D conversion interrupt is used, the interrupt control registers must be correctly configured to ensure the A/D interrupt function is active. The master interrupt control bit, EMI, the A/D converter interrupt control bit, ADE, and the related multi-function interrupt control bit, MF1E, must all be set high in advance.

• Step 9

The A/D convert procedure can now be initialised by setting the START bit from low to high and then low again

• Step 10

If A/D conversion is in progress, the ADBZ flag will be set high. After A/D conversion process is completed, the ADBZ flag will go low and then output data can be read from the SADOH and SADOL registers. If the ADC interrupt is enabled and the stack is not full, data can be acquired by interrupt service program.

Note: When checking for the end of the conversion process, if the method of polling the ADBZ bit in the SADC0 register is used, the interrupt enable step above can be omitted.



Programming Considerations

During microcontroller operations where the A/D converter is not being used, the A/D internal circuitry can be switched off to reduce power consumption, by clearing the ADCEN bit in the SADC0 register. When this happens, the internal A/D converter circuits will not consume power irrespective of what analog voltage is applied to their input lines. If the A/D converter input lines are used as normal I/Os, then care must be taken as if the input voltage is not at a valid logic level, then this may lead to some increase in power consumption.

A/D Conversion Function


As the device contains a 12-bit A/D converter, its full-scale converted digitised value is equal to FFFH. Since the full-scale analog input value is equal to the actual A/D converter reference voltage, V_{REF} , this gives a single bit analog input value of V_{REF} divided by 4096.

1 LSB=V_{REF}/4096

The A/D Converter input voltage value can be calculated using the following equation:

A/D input voltage=A/D output digital value \times (V_{REF}/4096)

The diagram shows the ideal transfer function between the analog input value and the digitised output value for the A/D converter. Except for the digitised zero value, the subsequent digitised values will change at a point 0.5 LSB below where they would change without the offset, and the last full scale digitised value will change at a point 1.5 LSB below the V_{REF} level. Note that here the V_{REF} voltage is the actual A/D converter reference voltage determined by the SAVRS field.





A/D Conversion Programming Examples

The following two programming examples illustrate how to setup and implement an A/D conversion. In the first example, the method of polling the ADBZ bit in the SADC0 register is used to detect when the conversion cycle is complete, whereas in the second example, the A/D interrupt is used to determine when the conversion is complete.

Example: using an EOCB polling method to detect the end of conversion

clr	ADE	;	disable A/D converter interrupt
mov	a,03H		
mov	SADC1,a	;	select $f_{sys}/8$ as A/D clock
set	ADCEN		
mov	a,01h	;	setup PASO to configure pin ANO
mov	PASO,a		
mov	a,20h		
mov	SADCO,a	;	enable A/D converter and connect ANO channel to A/D converter $% \left({{\rm{A}}} \right)$
:			
star	t_conversion:		
clr	START	;	high pulse on start bit to initiate conversion
set	START	;	reset A/D
clr	START	;	start A/D
poll	ing_EOC:		
SZ	ADBZ	;	poll the SADCO register ADBZ bit to detect end of A/D conversion
jmp	polling_EOC	;	continue polling
mov	a,SADOL	;	read low byte conversion result value
mov	SADOL_buffer,a	;	save result to user defined register
mov	a,SADOH	;	read high byte conversion result value
mov	SADOH_buffer,a	;	save result to user defined register
:			
:			
jmp	start_conversion	;	start next a/d conversion




Example: using the interrupt method to detect the end of conversion

clr	ADE	; disable A/D converter interrupt
mov	a,03H	•
mov	SADC1,a	; select f _{sys} /8 as A/D clock
set	ADCEN	
mov	a,01h	; setup PASO to configure pin ANO
mov	PASO,a	
mov	a,20h	
mov	SADCO,a	; enable A/D converter and connect ANO channel to A/D converter
Star	t_conversion:	
clr	START	; high pulse on START bit to initiate conversion
set	START	; reset A/D
clr	START	; start A/D
clr	ADF	; clear ADC interrupt request flag
clr	MF1F	; clear multi-function interrupt 1 request flag
set	ADE	; enable A/D converter interrupt
set	MF1E	; enable multi-function interrupt 1 interrupt
set	EMI	; enable global interrupt
:		
:		
	C interrupt service ro	utine
ADC_	ISR:	
ADC_ mov	ISR: acc_stack,a	tine ; save ACC to user defined memory
ADC_ mov mov	ISR: acc_stack,a a,STATUS	; save ACC to user defined memory
ADC_ mov mov	ISR: acc_stack,a a,STATUS	
ADC_ mov mov	ISR: acc_stack,a a,STATUS	; save ACC to user defined memory
ADC_ mov mov mov :	ISR: acc_stack,a a,STATUS status_stack,a	; save ACC to user defined memory ; save STATUS to user defined memory
ADC_ mov mov mov : : mov	ISR: acc_stack,a a,STATUS status_stack,a a,SADOL	; save ACC to user defined memory ; save STATUS to user defined memory ; read low byte conversion result value
ADC_ mov mov : : mov mov	ISR: acc_stack,a a,STATUS status_stack,a a,SADOL SADOL_buffer,a	; save ACC to user defined memory ; save STATUS to user defined memory ; read low byte conversion result value ; save result to user defined register
ADC_ mov mov : : mov mov mov	ISR: acc_stack,a a,STATUS status_stack,a a,SADOL SADOL_buffer,a a,SADOH	; save ACC to user defined memory ; save STATUS to user defined memory ; read low byte conversion result value ; save result to user defined register ; read high byte conversion result value
ADC_ mov mov mov : : mov mov mov	ISR: acc_stack,a a,STATUS status_stack,a a,SADOL SADOL_buffer,a a,SADOH	; save ACC to user defined memory ; save STATUS to user defined memory ; read low byte conversion result value ; save result to user defined register
ADC_ mov mov : : mov mov mov	ISR: acc_stack,a a,STATUS status_stack,a a,SADOL SADOL_buffer,a a,SADOH	; save ACC to user defined memory ; save STATUS to user defined memory ; read low byte conversion result value ; save result to user defined register ; read high byte conversion result value
ADC_ mov mov : : mov mov mov mov : :	ISR: acc_stack,a a,STATUS status_stack,a a,SADOL SADOL_buffer,a a,SADOH SADOH_buffer,a	; save ACC to user defined memory ; save STATUS to user defined memory ; read low byte conversion result value ; save result to user defined register ; read high byte conversion result value
ADC_ mov mov : : mov mov mov mov : : : EXIT	ISR: acc_stack,a a,STATUS status_stack,a a,SADOL SADOL_buffer,a a,SADOH SADOH_buffer,a	; save ACC to user defined memory ; save STATUS to user defined memory ; read low byte conversion result value ; save result to user defined register ; read high byte conversion result value
ADC_ mov mov : : mov mov mov : : : EXIT mov	ISR: acc_stack,a a,STATUS status_stack,a a,SADOL SADOL_buffer,a a,SADOH SADOH_buffer,a	; save ACC to user defined memory ; save STATUS to user defined memory ; read low byte conversion result value ; save result to user defined register ; read high byte conversion result value ; save result to user defined register
ADC_ mov mov : : mov mov mov : : EXIT mov mov	ISR: acc_stack,a a,STATUS status_stack,a a,SADOL SADOL_buffer,a a,SADOH SADOH_buffer,a '_INT_ISR: a,status_stack STATUS,a	<pre>; save ACC to user defined memory ; save STATUS to user defined memory ; read low byte conversion result value ; save result to user defined register ; read high byte conversion result value ; save result to user defined register ; restore STATUS from user defined memory</pre>
ADC_ mov mov : : mov mov mov : : EXIT mov mov	ISR: acc_stack,a a,STATUS status_stack,a a,SADOL SADOL_buffer,a a,SADOH_buffer,a SADOH_buffer,a	; save ACC to user defined memory ; save STATUS to user defined memory ; read low byte conversion result value ; save result to user defined register ; read high byte conversion result value ; save result to user defined register



LDO Divider Circuit

The device contains an internal LDO which outputs 3V voltage for internal or external power supply. Its internal divider resistance output value can be read by connecting it to the A/D converter internal input channel.




Note: When the A/D converter selets the V_{CC20} signal as its internal input, CWSEL=0, otherise CWSEL=1.

LDO Divider Circuit

H-Bridge Driver

The device provides an H-bridge driver which is mainly composed of two sections, complementary output control circuits and high voltage output driver circuits.




H-Bridge Driver Structure (n=0 or 1)



Complementary Output Control

There are two groups of complementary output control circuits. Each group is composed of four circuits, PWM align circuit, dead-time circuit, mistake-proofing circuit and polarity control circuit.



Note: PWM1 stands for the PWM output signal from PTM1. PWM1B is the inversion of PWM1.

Complementary Output Control (n=0 or 1)

Complementary Output Control Registers

The complementary output control is implemented using several registers. These registers are used to select the PWM align mode, setup the dead-time and control the output polarity, etc.

Register				В	it			
Name	7	6	5	4	3	2	1	0
PMS	—	—	—	—	PMS3	PMS2	PMS1	PMS0
PxC	—	—	—	—	PxC1T	PxC1B	PxC0T	PxC0B
DTC	DTCKS1	DTCKS0	DTEN	DTD4	DTD3	DTD2	DTD1	DTD0
POLS	—	—		—	POLS1T	POLS1B	POLS0T	POLS0B

High Voltage Control Registers List

PMS Register

Bit	7	6	5	4	3	2	1	0
Name		_	—	—	PMS3	PMS2	PMS1	PMS0
R/W	_	_	—	—	R/W	R/W	R/W	R/W
POR	—	_	—	—	0	0	0	0

Bit 7~4 Unimplemented, read as "0"

Bit 3~2 **PMS3~PMS2**: Select the PWM align mode of OUT1 high voltage level shift driver 00: Complementary PWM signal pair

- 01: Top side non-complementary PWM signal
- 10: Bottom side non-complementary PWM signal
- 11: OUT1 control (PxC1T and PxC1B control top/bottom sides respectively)

Bit 1~0 PMS1~PMS0 : Select the PWM align mode of OUT0 high voltage level shift driver

- 00: Complementary PWM signal pair
- 01: Top side non-complementary PWM signal
- 10: Bottom side non-complementary PWM signal
- 11: OUT0 control (PxC0T and PxC0B control top/bottom sides respectively)



PxC Register

Bit	7	6	5	4	3	2	1	0
Name	—	_	_	_	PxC1T	PxC1B	PxC0T	PxC0B
R/W	_	_	_	_	R/W	R/W	R/W	R/W
POR	—		_	_	0	0	0	0

Bit 7~4 Unimplemented, read as "0"

- Bit 3~2 **PxC1T~PxC1B**: Control the Top/Bottom outputs of the OUT1 high voltage level shift driver 00: Top/Bottom both turn off
 - 01: Top turn off / Bottom turn on, output low
 - 10: Top turn on / Bottom turn off, output high
 - 11: Top/Bottom both turn off (Top/Bottom both turn on is forbidden)
- Bit 1~0 **PxC0T~PxC0B**: Control the Top/Bottom outputs of the OUT0 high voltage level shift driver 00: Top/Bottom both turn off
 - 01: Top turn off / Bottom turn on, output low
 - 10: Top turn on / Bottom turn off, output low
 - 11: Top/Bottom both turn off (Top/Bottom toth turn on is forbidden)

• DTC Register

Bit	7	6	5	4	3	2	1	0
Name	DTCKS1	DTCKS0	DTEN	DTD4	DTD3	DTD2	DTD1	DTD0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6	DTCKS1~DTCKS0: Dead-time clock source	e (f _{DT}) selection
---------	---------------------------------------	--------------------------------

00: f _{DT} =f _{SYS}	
---------------------------------------	--

- 01: $f_{\text{DT}}=f_{\text{SYS}}/2$
- 10: $f_{DT}=f_{SYS}/4$
- 11: $f_{DT}=f_{SYS}/8$

Bit 5 DTEN: Dead-time enable/disable control

- 0: Disable
- 1: Enable

If this bit is set high to enable the dead-time insertion, the dead-time is furtherly controlled by the DTD4~DTD0 bits.

Bit 4~0 **DTD4~DTD0**: Dead-time counter

Dead-time= $(DTD[4:0]+1)/f_{DT}$

POLS Register

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	—	POLS1T	POLS1B	POLS0T	POLS0B
R/W	—	—	—	—	R/W	R/W	R/W	R/W
POR	—	—	—	—	0	0	0	0

Bit 7~4 Unimplemented, read as "0"


Bit 3 **POLS1T**: Select the polarity of Top side of the OUT1 high voltage level shift driver 0: Non-inverted 1: Inverted

- Bit 2 **POLS1B**: Select the polarity of Bottom side of the OUT1 high voltage level shift driver 0: Non-inverted
 - 1: Inverted
- Bit 1 **POLS0T**: Select the polarity of Top side of the OUT0 high voltage level shift driver 0: Non-inverted
 - 1: Inverted
- Bit 0 **POLS0B**: Select the polarity of Bottom side of the OUT0 high voltage level shift driver 0: Non-inverted
 - 1: Inverted



PWM Align

For PWM signal generation, users can decide whether to have single side PWM signals or complementary PWM signal pair or use software control bits to drive the H-Bridge driver. The driving signals are selected using the associated bits in the PMS and PxC registers, as shown in the following figure and table.




Note: PWM1 stands for the PWM output signal from PTM1. PWM1B is the inversion of PWM1.

PMS[2n+1, 2n]	PWM Align Mode	ATn	ABn
00	Complementary PWM signal pair	PWM1	PWM1B
01	Top side non-complementary PWM signal	PWM1	0
10	Bottom side non-complementary PWM signal	0	PWM1
11	PxC register controls top/bottom outputs	PxCnT	PxCnB


Dead-Time

During the transition of the external driving transistors, there may be a moment when both the top and bottom sides are turn on, which will result in short circuit. To avoid this situation, a dead-time can be inserted. The enable or disable function of the dead-time is controlled by the DTEN bit of the DTC register. The dead-time should be configured in the range of 0.3μ s~5 μ s. Its clock source is selected using the DTCKS1~DTCKS0 bits and its duration is determined by the DTD4~DTD0 bits.

The following shows the dead-time block diagram and dead-time insertion timing. Note that after the dead-time function is enabled, it is inserted at each rising edge only, the falling edges remain unchanged.



Dead-Time Block Diagram (n=0 or 1)



Mistake-Proofing for Complementary Control

Incorrect write operaions or external factors such an ESD condition, may cause incorrect on/off control resulting in the top and bottom sides of external transistors being both turned on. A mistake-froofing circuit is designed to avoid such situation by forcing both output MOS off to protect the motor.




Mistake-Proofing Circuit (n=0 or 1)

GTXnl	GBXnI	GTXnO	GBXnO
0	0	0	0
0	1	0	1
1	0	1	0
1	1	0	0

Note: 0 means MOS off, 1 means MOS on.

Polarity Control

The external MOS gate outputs polarity are controlled by the POLSnT and POLSnB bits in the POLS register.




Polarity Control (n=0 or 1)



High Voltage Output Driver

There are two groups of high voltage output driver circuits. Each group is mainly composed of a mistake-proofing circuit and a 12V high voltage process level shift circuit. Two high voltage lines are parallelly connected to a final high voltage output to provide DC motor driving signal. Using one or two high voltage lines according to different current requirements to support multiplie external driving circuits. The high voltage output driver enable or disable function is controlled by the HVBDEN bit in the HVC register.



High Voltage Output Driver (n=0 or 1)

High Voltage Output Driver Register

The overall operation of the high voltage output driver is controlled using the HVC register. The register controls the high voltage output driver enable and disable functions, thermal protection and driving current selection.

HVC Register


HVC Register												
Bit	7	6	5	4	3	2	1	0				
Name	_	—	HBSEN	HVBDEN	THSEN	THSO	HBCC1	HBCC0				
R/W	—	—	R/W	R/W	R/W	R	R/W	R/W				
POR			0	0	0	0	0	0				
Bit 7~6	Unimple	Unimplemented, read as "0"										
Bit 5	HBSEN	: Schmitt C	ontroller ei	nable/disabl	le control							
	Describe	ed in the Hi	gh Voltage	Output Rea	d Back Cir	cuit section	l.					
Bit 4	0: Turi	HVBDEN : High voltage output driver turn on/off control 0: Turn off the whole high voltage output driver circuits 1: Turn on the whole high voltage output driver circuits										
Bit 3	THSEN 0: Disa 1: Ena	able	protection f	unction ena	ble/disable	control						
	1: Enable To disable the thermal protection function, clear this bit to 0. If the high voltage output driver circuits also need to be turned off, clear the THSEN bit first, then clear the HVBDEN bit. To enable the thermal protection function, set the THSEN bit high first, then set the HVBDEN bit high.											
Bit 2	0: No (THSO : Thermal protection flag 0: No over thermal codition occurs 1: Over thermal condition occurs										
Bit 1~0	00: H- 01: 40 10: 40	bridge disa 0mA	ble	urrent contr	ol							



High Voltage Output Driver Applications

The high voltage output driver circuits are available for a variety of applications according to different product requirements. They can drive different external components using different driving currents. Each PMOS or NMOS has its individual switch, so that a variety of combinations are allowed. The following are two examples.

• H-Bridge Group: directly drive DC Motor



· PMOS/NMOS are used independently



Mistake-Proofing for High Voltage Output Driver

Incorrect write operaions or external factors such an ESD condition, may cause incorrect on/off control resulting in the top and bottom sides of external transistor being both turned on. A mistake-froofing circuit is designed to avoid such situation.



Mistake-Proofing Circuit (n=0 or 1)

GTn	GBn	MGTn	MGBn
0	0	0	0
0	1	0	1
1	0	1	0
1	1	0	1


Note: 0 means MOS off, 1 means MOS on.



Thermal Protection for High Voltage Output Driver

There is a thermal protection for the high voltage output driver. The on/off function of the thermal protection is controlled using the THSEN bit. To avoid abnormal thermal protection, when enabling the protect function, first set the THSEN bit to 1, then set the HVBDEN bit to 1. When disabling the high voltage output driver circuits, first clear the THSEN bit, then clear the HVBDEN bit.

If the thermal protection has been enabled, the THSO bit in the HVC register can be used to check whether a over thermal condition has occurred. When the temperature exceeds the preset range, the THSO bit will change from 0 to 1 to indicate an over thermal occurrence. Additionally, the thermal protection flag in the interrupt control register will also be set high, if the corresponding interrupt has been enabled, a thermal protection interrupt will be generated to inform the MCU.



Thermal Protection Block Diagram

High Voltage Output Read Back Circuit

The high voltage output read back circuit is composed of a schmitt trigger and a level shifter. The actual Pxn output status can be read back using the PxnI bit in the HBC register to be compared with the GLTn and GLBn driving signals. When GLTn and GLBn are turned off the Pxn pin will be floating, which will result in current leakage on the schmitt trigger and the level shifter. A schmitt controller is designed to solve this problem. When the schmitt controller is disabled, the schmitt trigger will be always enabled, in which case the forementioned condition may occur. However, by enabling the schmitt controller, the schmitt trigger can be turned off to avoid current leakage when GLTn and GLBn are turned off.

HVC Register

Bit	7	6	5	4	3	2	1	0
Name	—		HBSEN	HVBDEN	THSEN	THSO	HBCC1	HBCC0
R/W	—	—	R/W	R/W	R/W	R	R/W	R/W
POR	—	—	0	0	0	0	0	0

Bit 7~6 Unimplemented, read as "0"

Dit / 0	Chimplemented, ledd us o
Bit 5	 HBSEN: Schmitt Controller enable/disable control 0: Disable – Schmitt trigger is always enabled 1: Enable – Schmitt trigger is controlled by hardware logic combination
	To avoid the un-desired condition that may occur when the Schmitt trigger is always enabled, it is recommended to enable the Schmitt controller by setting the HBSEN bit high.
Bit 4	HVBDEN: High voltage output driver turn on/off control
	Described in the High Voltage Output Driver Register section.
Bit 3	THSEN: Thermal protection function enable/disable control
	Described in the High Voltage Output Driver Register section.
Bit 2	THSO: Thermal protection flag
	Described in the High Voltage Output Driver Register section.
Bit 1~0	HBCC1~HBCC0: H-bridge current control
	Described in the High Voltage Output Driver Register section.



HBC Register

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	_	—	—	Px1I	Px0I
R/W	—	—	_	_	—	—	R	R
POR	—	—	—	—	—	—	х	х

POR "x": unknown


Bit 7~2	Unimplemented,	read as "0"
---------	----------------	-------------

Bit 1	Px1I: Px1high voltage output status read back signal
	0. Low

1: High

Bit 0	Px0I : Px0 high voltage output status read back signal
	0: Low

1: High



High Voltage Output Read Back Circuit (n=0 or 1)

As shown in the above diagram, the schmitt controller inputs come from the polarity control circuit outputs, GTn and GBn. The schmitt controller is controlled by the HBSEN bit in the HVC register. The SCENn signal enters the level shifter and generates the HSCENn signal, which is used to control the schmitt trigger. The relationship between the schmitt controller inputs and output when the Schmitt controller is enabled/disabled are shown in the following table.

HBSEN	GTn	GBn	SCENn (HSCENn)
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1
0	х	х	1

"x": Don't care



Interrupts

Interrupts are an important part of any microcontroller system. When an external event or an internal function such as a Timer Module or an A/D converter requires microcontroller attention, their corresponding interrupt will enforce a temporary suspension of the main program allowing the microcontroller to direct attention to their respective needs. The device contains external and internal interrupts functions. The external interrupt is generated by the action of the external INT pin, while the internal interrupts are generated by various internal functions such as the Timer Module, Time Bases, EEPROM, A/D converter and High Voltage Output Driver Thermal Protection.

Interrupt Registers

Overall interrupt control, which basically means the setting of request flags when certain microcontroller conditions occur and the setting of interrupt enable bits by the application program, is controlled by a series of registers, located in the Special Purpose Data Memory, as shown in the accompanying table. The registers fall into three categories. The first is the INTCO~INTC1 registers which setup the primary interrupts, the second is the MFI0~MFI1 registers which setup the Multifunction interrupts. Finally there is an INTEG register to setup the external interrupt trigger edge type.

Each register contains a number of enable bits to enable or disable individual registers as well as interrupt flags to indicate the presence of an interrupt request. The naming convention of these follows a specific pattern. First is listed an abbreviated interrupt type, then the (optional) number of that interrupt followed by either an "E" for enable/disable bit or "F" for request flag.

Function	Enable Bit	Request Flag	Notes
Global	EMI	—	—
INT Pin	INTE	INTF	—
Thermal Protection	THE	THF	—
Time Base	TBnE	TBnF	n=0 or 1
EEPROM write operation	DEE	DEF	—
Multi-function	MFnE	MFnF	n=0 or 1
A/D Converter	ADE	ADF	—
PTM	PTMnAF	PTMnAE	n=0 or 1
	PTMnPF	PTMnPE	n=0 or 1

Interrupt Register Bit Naming Conventions

Register	Bit							
Name	7	6	5	4	3	2	1	0
INTEG	_	—	—	—	—	—	INTS1	INTS0
INTC0	_	MF0F	THF	INTF	MF0E	THE	INTE	EMI
INTC1	DEF	TB1F	TB0F	MF1F	DEE	TB1E	TB0E	MF1E
MFI0	_	—	PTM0AF	PTM0PF	—	—	PTM0AE	PTM0PE
MFI1	_	ADF	PTM1AF	PTM1PF	_	ADE	PTM1AE	PTM1PE

Interrupt Registers List



INTEG Register

Bit	7	6	5	4	3	2	1	0
Name	_	—	—	—	—	_	INTS1	INTS0
R/W		_	_	—	_	_	R/W	R/W
POR	—	—	—	—	_	—	0	0

Bit 7~2 Unimplemented, read as "0"

Bit 1~0 INTS1~INTS0: INT pin interrupt active edge selection

00: Disable Interrupt

01: Rising Edge

10: Falling Edge

11: Both rising and falling edges

INTC0 Register

Bit	7	6	5	4	3	2	1	0
Name	—	MF0F	THF	INTF	MF0E	THE	INTE	EMI
R/W	—	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	—	0	0	0	0	0	0	0
Bit 7	Unimple	mented, rea	ad as "0"					

Bit /	Unimplemented, read as "0"
Bit 6	MF0F : Multi-function 0 Interrupt Request Flag 0: No request
	1: Interrupt request
Bit 5	THF : Thermal Protection Interrupt Request Flag 0: No request 1: Interrupt request
Bit 4	INTF : External Interrupt Request Flag 0: No request 1: Interrupt request
Bit 3	MF0E : Multi-function 0 Interrupt Control 0: Disable 1: Enable
Bit 2	THE : Thermal Protection Interrupt Control 0: Disable 1: Enable
Bit 1	INTE : External Interrupt Control 0: Disable 1: Enable
Bit 0	EMI : Global Interrupt Control

0: Disable

1: Enable

INTC1 Register

Bit	7	6	5	4	3	2	1	0
Name	DEF	TB1F	TB0F	MF1F	DEE	TB1E	TB0E	MF1E
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7 **DEF**: Data EEPROM Interrupt Request Flag

- 0: No request
- 1: Interrupt request
- Bit 6 TB1F: Time Base 1 Interrupt Request Flag
 - 0: No request
 - 1: Interrupt request



Bit 5	TB0F : Time Base 0 Interrupt Request Flag 0: No request 1: Interrupt request
Bit 4	MF1F: Multi-function 1 Interrupt Request Flag 0: No request 1: Interrupt request
Bit 3	DEE : Data EEPROM Interrupt Control 0: Disable 1: Enable
Bit 2	TB1E : Time Base 1 Interrupt Control 0: Disable 1: Enable
Bit 1	TB0E : Time Base 0 Interrupt Control 0: Disable 1: Enable
Bit 0	MF1E : Multi-function 1 Interrupt Control 0: Disable 1: Enable

MFI0 Register

Bit	7	6	5	4	3	2	1	0
Name	—	_	PTM0AF	PTM0PF	_	—	PTM0AE	PTM0PE
R/W	_	_	R/W	R/W	_	_	R/W	R/W
POR	—	_	0	0	_	_	0	0
Bit 7~6	Unimple	mented, rea	ad as "0"					

Bit 7~6	Unimplemented, read as "0"
Bit 5	PTM0AF : PTM0 Comparator A Interrupt Request Flag 0: No request 1: Interrupt request
Bit 4	PTM0PF : PTM0 Comparator P Interrupt Request Flag 0: No request 1: Interrupt request
Bit 3~2	Unimplemented, read as "0"
Bit 1	PTM0AE : PTM0 Comparator A Interrupt Control 0: Disable 1: Enable
Bit 0	PTM0PE : PTM0 Comparator P Interrupt Control 0: Disable 1: Enable

MFI1 Register

		1				1		
Bit	7	6	5	4	3	2	1	0
Name	—	ADF	PTM1AF	PTM1PF	—	ADE	PTM1AE	PTM1PE
R/W		R/W	R/W	R/W		R/W	R/W	R/W
POR		0	0	0		0	0	0
Bit 7	Unimple	mented, rea	ad as "0"					
Bit 6	0: No 1	D Converte request rrupt request	1	Request Fl	ag			
Bit 5	0: No 1	F: PTM1 C request rrupt reques	1	A Interrupt	Request Fl	ag		

Bit 4	PTM1PF : PTM1 Comparator P Interrupt Request Flag 0: No request
	1: Interrupt request
Bit 3	Unimplemented, read as "0"
Bit 2	ADE: A/D Converter Interrupt Control 0: Disable 1: Enable
Bit 1	PTM1AE : PTM1 Comparator A Interrupt Control 0: Disable 1: Enable
Bit 0	PTM1PE : PTM1 Comparator P Interrupt Control 0: Disable 1: Enable

Interrupt Operation


When the conditions for an interrupt event occur, such as a TM Comparator P or Comparator A match or A/D conversion completion etc, the relevant interrupt request flag will be set. Whether the request flag actually generates a program jump to the relevant interrupt vector is determined by the condition of the interrupt enable bit. If the enable bit is set high then the program will jump to its relevant vector; if the enable bit is zero then although the interrupt request flag is set an actual interrupt will not be generated and the program will not jump to the relevant interrupt vector. The global interrupt enable bit, if cleared to zero, will disable all interrupts.

When an interrupt is generated, the Program Counter, which stores the address of the next instruction to be executed, will be transferred onto the stack. The Program Counter will then be loaded with a new address which will be the value of the corresponding interrupt vector. The microcontroller will then fetch its next instruction from this interrupt vector. The instruction at this vector will usually be a "JMP" which will jump to another section of program which is known as the interrupt service routine. Here is located the code to control the appropriate interrupt. The interrupt service routine must be terminated with a "RETI", which retrieves the original Program Counter address from the stack and allows the microcontroller to continue with normal execution at the point where the interrupt occurred.

The various interrupt enable bits, together with their associated request flags, are shown in the accompanying diagrams with their order of priority. Some interrupt sources have their own individual vector while others share the same multi-function interrupt vector. Once an interrupt subroutine is serviced, all the other interrupts will be blocked, as the global interrupt enable bit, EMI bit will be cleared automatically. This will prevent any further interrupt nesting from occurring. However, if other interrupt requests occur during this interval, although the interrupt will not be immediately serviced, the request flag will still be recorded.

If an interrupt requires immediate servicing while the program is already in another interrupt service routine, the EMI bit should be set after entering the routine, to allow interrupt nesting. If the stack is full, the interrupt request will not be acknowledged, even if the related interrupt is enabled, until the Stack Pointer is decremented. If immediate service is desired, the stack must be prevented from becoming full. In case of simultaneous requests, the accompanying diagram shows the priority that is applied. All of the interrupt request flags when set will wake-up the device if it is in SLEEP or IDLE Mode, however to prevent a wake-up from occurring the corresponding flag should be set before the device is in SLEEP or IDLE Mode.





External Interrupt

The external interrupt is controlled by signal transitions on the pin INT. An external interrupt request will take place when the external interrupt request flag, INTF, is set, which will occur when a transition, whose type is chosen by the edge select bits, appears on the external interrupt pins. To allow the program to branch to the interrupt vector address, the global interrupt enable bit, EMI, and the external interrupt enable bit, INTE, must first be set. Additionally the correct interrupt edge type must be selected using the INTEG register to enable the external interrupt function and to choose the trigger edge type. As the external interrupt pins are pin-shared with I/O pins, it can only be configured as external interrupt pin if its external interrupt enable bit in the corresponding interrupt register has been set. The pin must also be setup as an input by setting the correct transition type appears on the external interrupt pin, a subroutine call to the external interrupt vector, will take place. When the interrupt pin, a subroutine call to the external interrupt vector, will take place. When the EMI bit will be automatically cleared to disable other interrupts. Note that the pull-high resistor selection on the external interrupt pin will remain valid even if the pin is used as an external interrupt input.

The INTEG register is used to select the type of active edge that will trigger the external interrupt. A choice of either rising or falling or both edge types can be chosen to trigger an external interrupt. Note that the INTEG register can also be used to disable the external interrupt function.

Thermal Protection Interrupt

A Thermal Protection interrupt request will take place when the Thermal Protection Interrupt request flag, THF, is set, which occurs when an abnormal thermal condition of the High Voltage Output Driver is detected. To allow the program to branch to its interrupt vector address, the global interrupt enable bit, EMI, and Thermal Protection Interrupt enable bit, THE, must first be set. When the interrupt is enabled, the stack is not full and an over temperature condition occurs, a subroutine call to the Thermal Protection Interrupt vector, will take place. When the Thermal Protection Interrupt is serviced, the EMI bit will be automatically cleared to disable other interrupts and the Thermal Protection interrupt request flag will be also automatically cleared.



Time Base Interrupts

The function of the Time Base Interrupts is to provide regular time signal in the form of an internal interrupt. They are controlled by the overflow signals from their respective timer functions. When these happens their respective interrupt request flags, TB0F or TB1F will be set. To allow the program to branch to their respective interrupt vector addresses, the global interrupt enable bit, EMI and Time Base enable bits, TB0E or TB1E, must first be set. When the interrupt is enabled, the stack is not full and the Time Base overflows, a subroutine call to their respective vector locations will take place. When the interrupt is serviced, the respective interrupt request flag, TB0F or TB1F, will be automatically reset and the EMI bit will be cleared to disable other interrupts.

The purpose of the Time Base Interrupt is to provide an interrupt signal at fixed time periods. The clock source that generates f_{TB} , which in turn controls the Time Base interrupt period, can originate from several different sources which are selected using the TBCK bit in the TBC register. This f_{TB} input clock passes through a divider, the division ratio of which is selected by programming the appropriate bits in the TBC register to obtain longer interrupt periods whose value ranges.

TBC Register

Bit	7	6	5	4	3	2	1	0
Name	TBON	TBCK	TB11	TB10	—	TB02	TB01	TB00
R/W	R/W	R/W	R/W	R/W	—	R/W	R/W	R/W
POR	0	0	1	1	_	1	1	1
Bit 7	0: Disa 1: Ena	ble						
Bit 6	TBCK : 0: f _{SUB} 1: f _{SYS} /	Select f _{TB} C	Clock Sourc	e				
Bit 5 ~ 4	$\begin{array}{c} \textbf{TB11} \sim 7 \\ 00: 2^{12} \\ 01: 2^{13} \\ 10: 2^{14} \\ 11: 2^{15} \end{array}$	$/f_{TB}$ $/f_{TB}$	ct Time Ba	se 1 Time-c	out Period			
Bit 3	Unimple	mented, rea	ad as "0"					
Bit 2 ~ 0	TB02 ~ 000: 2 ⁱ 001: 2 ⁱ 010: 2 100: 2 100: 2 110: 2 ⁱ 111: 2 ⁱ	⁹ /f _{TB} ¹⁰ /f _{TB} ¹¹ /f _{TB} ¹² /f _{TB} ¹³ /f _{TB} ¹⁴ /f _{TB}	ct Time Ba	se 0 Time-c	out Period			
				TB02~TB	00			
	LIR	f _{SYS} /4	M U X TBCK	$+2^{8} \sim 2^{1}$ $+2^{12} \sim 2^{2}$ $TB11 \sim TB$	 ¹⁵ → Tir	ne Base 0 Inf ne Base 1 Inf	·	

Time Base Interrupts

December 14, 2017



EEPROM Write Interrupt

An EEPROM Write Interrupt request will take place when the EEPROM Interrupt request flag, DEF, is set, which occurs when an EEPROM Write cycle ends. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and EEPROM Interrupt enable bit, DEE, must first be set. When the interrupt is enabled, the stack is not full and an EEPROM Write cycle ends, a subroutine call to the respective EEPROM Interrupt vector, will take place. When the EEPROM Interrupt is serviced, the EMI bit will be automatically cleared to disable other interrupts, and the EEPROM interrupt request flag, DEF, will also be automatically cleared.

Multi-function Interrupt

Within the device there is one Multi-function interrupt. Unlike the other independent interrupts, this interrupt has no independent source, but rather are formed from other existing interrupt sources, namely the PTM interrupts and A/D converter interrupt.

A Multi-function interrupt request will take place when the Multi-function interrupt request flag, MFnF is set. The Multi-function interrupt flag will be set when any of their included functions generate an interrupt request flag. To allow the program to branch to its respective interrupt vector address, when the Multi-function interrupt is enabled and the stack is not full, and either one of the interrupts contained within the Multi-function interrupt occurs, a subroutine call to the Multi-function request flag, MFnF, will be automatically reset and the EMI bit will be automatically cleared to disable other interrupts.

However, it must be noted that, although the Multi-function Interrupt flag will be automatically reset when the interrupt is serviced, the request flags from the original source of the Multi-function interrupt, namely the PTM Interrupts and the A/D converter interrupt, will not be automatically reset and must be manually reset by the application program.

A/D Converter Interrupt

The device contains an A/D converter which is contained within the Multi-function interrupt. The A/D Converter Interrupt is controlled by the termination of an A/D conversion process. An A/D Converter Interrupt request will take place when the A/D Converter Interrupt request flag, ADF, is set, which occurs when the A/D conversion process finishes. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and A/D Interrupt enable bit, ADE, must first be set. When the interrupt is enabled, the stack is not full and the A/D conversion process has ended, a subroutine call to the A/D Converter Interrupt vector, will take place. When the interrupt is serviced, the EMI bit will also be automatically cleared to disable other interrupts. However, the A/D Converter Interrupt flag, ADF, will not be automatically cleared, it has to be cleared by the application program.

Timer Module Interrupts

Each PTM has two interrupts. All of the PTM interrupts are contained within the Multi-function Interrupt. For each of the PTM there are two interrupt request flags PTMnPF and PTMnAF and two enable bits PTMnPE and PTMnAE. A PTM interrupt request will take place when any of the PTM request flags is set, a situation which occurs when a PTM comparator P or comparator A match situation happens.



To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and the respective PTM Interrupt enable bit, and the associated Multi-function interrupt enable bit, MFnF, must first be set. When the interrupt is enabled, the stack is not full and a PTM comparator match situation occurs, a subroutine call to the relevant PTM Interrupt vector locations, will take place. When the PTM interrupt is serviced, the EMI bit will be automatically cleared to disable other interrupts, however only the related MFnF flag will be automatically cleared. As the PTM interrupt request flags will not be automatically cleared, they have to be cleared by the application program.

Interrupt Wake-up Function

Each of the interrupt functions has the capability of waking up the microcontroller when in the SLEEP or IDLE Mode. A wake-up is generated when an interrupt request flag changes from low to high and is independent of whether the interrupt is enabled or not. Therefore, even though the device is in the SLEEP or IDLE Mode and its system oscillator stopped, situations such as external edge transitions on the external interrupt pin may cause their respective interrupt flag to be set high and consequently generate an interrupt. Care must therefore be taken if spurious wake-up situations are to be avoided. If an interrupt wake-up function is to be disabled then the corresponding interrupt request flag should be set high before the device enters the SLEEP or IDLE Mode. The interrupt enable bits have no effect on the interrupt wake-up function.

Programming Considerations

By disabling the relevant interrupt enable bits, a requested interrupt can be prevented from being serviced, however, once an interrupt request flag is set, it will remain in this condition in the interrupt register until the corresponding interrupt is serviced or until the request flag is cleared by the application program.

Where a certain interrupt is contained within a Multi-function interrupt, then when the interrupt service routine is executed, as only the Multi-function interrupt request flag, MFnF, will be automatically cleared, the individual request flag for the function needs to be cleared by the application program.

It is recommended that programs do not use the "CALL" instruction within the interrupt service subroutine. Interrupts often occur in an unpredictable manner or need to be serviced immediately. If only one stack is left and the interrupt is not well controlled, the original control sequence will be damaged once a CALL subroutine is executed in the interrupt subroutine.


Every interrupt has the capability of waking up the microcontroller when it is in SLEEP or IDLE Mode, the wake up being generated when the interrupt request flag changes from low to high. If it is required to prevent a certain interrupt from waking up the microcontroller then its respective request flag should be first set high before enter SLEEP or IDLE Mode.

As only the Program Counter is pushed onto the stack, then when the interrupt is serviced, if the contents of the accumulator, status register or other registers are altered by the interrupt service program, their contents should be saved to the memory at the beginning of the interrupt service routine.

To return from an interrupt subroutine, either a RET or RETI instruction may be executed. The RETI instruction in addition to executing a return to the main program also automatically sets the EMI bit high to allow further interrupts. The RET instruction however only executes a return to the main program leaving the EMI bit in its present zero state and therefore disabling the execution of further interrupts.



Application Circuits





Instruction Set

Introduction

Central to the successful operation of any microcontroller is its instruction set, which is a set of program instruction codes that directs the microcontroller to perform certain operations. In the case of Holtek microcontroller, a comprehensive and flexible set of over 60 instructions is provided to enable programmers to implement their application with the minimum of programming overheads.

For easier understanding of the various instruction codes, they have been subdivided into several functional groupings.

Instruction Timing

Most instructions are implemented within one instruction cycle. The exceptions to this are branch, call, or table read instructions where two instruction cycles are required. One instruction cycle is equal to 4 system clock cycles, therefore in the case of an 8MHz system oscillator, most instructions would be implemented within 0.5µs and branch or call instructions would be implemented within 1µs. Although instructions which require one more cycle to implement are generally limited to the JMP, CALL, RET, RETI and table read instructions, it is important to realize that any other instructions which involve manipulation of the Program Counter Low register or PCL will also take one more cycle to implement. As instructions which change the contents of the PCL will imply a direct jump to that new address, one more cycle will be required. Examples of such instructions would be "CLR PCL" or "MOV PCL, A". For the case of skip instructions, it must be noted that if the result of the comparison involves a skip operation then this will also take one more cycle, if no skip is involved then only one cycle is required.

Moving and Transferring Data

The transfer of data within the microcontroller program is one of the most frequently used operations. Making use of three kinds of MOV instructions, data can be transferred from registers to the Accumulator and vice-versa as well as being able to move specific immediate data directly into the Accumulator. One of the most important data transfer applications is to receive data from the input ports and transfer data to the output ports.

Arithmetic Operations

The ability to perform certain arithmetic operations and data manipulation is a necessary feature of most microcontroller applications. Within the Holtek microcontroller instruction set are a range of add and subtract instruction mnemonics to enable the necessary arithmetic to be carried out. Care must be taken to ensure correct handling of carry and borrow data when results exceed 255 for addition and less than 0 for subtraction. The increment and decrement instructions INC, INCA, DEC and DECA provide a simple means of increasing or decreasing by a value of one of the values in the destination specified.



Logical and Rotate Operation

The standard logical operations such as AND, OR, XOR and CPL all have their own instruction within the Holtek microcontroller instruction set. As with the case of most instructions involving data manipulation, data must pass through the Accumulator which may involve additional programming steps. In all logical data operations, the zero flag may be set if the result of the operation is zero. Another form of logical data manipulation comes from the rotate instructions such as RR, RL, RRC and RLC which provide a simple means of rotating one bit right or left. Different rotate instructions exist depending on program requirements. Rotate instructions are useful for serial port programming applications where data can be rotated from an internal register into the Carry bit from where it can be examined and the necessary serial bit set high or low. Another application which rotate data operations are used is to implement multiplication and division calculations.

Branches and Control Transfer

Program branching takes the form of either jumps to specified locations using the JMP instruction or to a subroutine using the CALL instruction. They differ in the sense that in the case of a subroutine call, the program must return to the instruction immediately when the subroutine has been carried out. This is done by placing a return instruction "RET" in the subroutine which will cause the program to jump back to the address right after the CALL instruction. In the case of a JMP instruction, the program simply jumps to the desired location. There is no requirement to jump back to the original jumping off point as in the case of the CALL instruction. One special and extremely useful set of branch instructions are the conditional branches. Here a decision is first made regarding the condition of a certain data memory or individual bits. Depending upon the conditions, the program will continue with the next instruction or skip over it and jump to the following instruction. These instructions are the key to decision making and branching within the program perhaps determined by the condition of certain input switches or by the condition of internal data bits.

Bit Operations

The ability to provide single bit operations on Data Memory is an extremely flexible feature of all Holtek microcontrollers. This feature is especially useful for output port bit programming where individual bits or port pins can be directly set high or low using either the "SET [m].i" or "CLR [m]. i" instructions respectively. The feature removes the need for programmers to first read the 8-bit output port, manipulate the input data to ensure that other bits are not changed and then output the port with the correct new data. This read-modify-write process is taken care of automatically when these bit operation instructions are used.

Table Read Operations

Data storage is normally implemented by using registers. However, when working with large amounts of fixed data, the volume involved often makes it inconvenient to store the fixed data in the Data Memory. To overcome this problem, Holtek microcontrollers allow an area of Program Memory to be set as a table where data can be directly stored. A set of easy to use instructions provides the means by which this fixed data can be referenced and retrieved from the Program Memory.

Other Operations

In addition to the above functional instructions, a range of other instructions also exist such as the "HALT" instruction for Power-down operations and instructions to control the operation of the Watchdog Timer for reliable program operations under extreme electric or electromagnetic environments. For their relevant operations, refer to the functional related sections.



Instruction Set Summary

The following table depicts a summary of the instruction set categorised according to function and can be consulted as a basic instruction reference using the following listed conventions.

Table Conventions

- x: Bits immediate data
- m: Data Memory address
- A: Accumulator
- i: 0~7 number of bits
- addr: Program memory address

Add Data Memory to ACC 1 Z, C, AC, OV DDD A,[m] Add Data Memory to ACC 1 Z, C, AC, OV DD A,x Add immediate data to ACC 1 Z, C, AC, OV DD A,x Add Data Memory to ACC with Carry 1 Z, C, AC, OV DD A,x Add Data Memory to ACC with Carry 1 Z, C, AC, OV DD A,x Subtract Data Memory from ACC 1 Z, C, AC, OV SUBA A,[m] Subtract Data Memory from ACC with result in Data Memory 1 ^{Note} Z, C, AC, OV SUBM A,[m] Subtract Data Memory from ACC with Carry. result in Data Memory 1 Z, C, AC, OV SBC A,[m] Subtract Data Memory from ACC with Carry. result in Data Memory 1 ^{Note} Z, C, AC, OV SBC A,[m] Subtract Data Memory from ACC 1 Z, C, AC, OV SBC A,[m] Logical AND Data Memory to ACC 1 Z, C, AC, OV SBC A,[m] Logical AND Data Memory to ACC 1 Z ND A,[m] Logical AND ACC to Data Memory 1 ^{Note} Z ND A,[m] Logical AND ACC to Data Memory 1 ^{Note} Z ORM A,[m] Logical AND ACC to Data Memory 1 ^{Note} Z<	Mnemonic	Description	Cycles	Flag Affected
Add ACC to Data Memory 1 Note Z, C, AC, OV DD A,x Add immediate data to ACC 1 Z, C, AC, OV DD CA,[m] Add Data Memory to ACC with Carry 1 Z, C, AC, OV DDCM A,[m] Add ACC to Data memory with Carry 1%00 Z, C, AC, OV SUB A,x Subtract Data Memory from ACC 1 Z, C, AC, OV SUB A,[m] Subtract Data Memory from ACC with result in Data Memory 1%01 Z, C, AC, OV SUB A,[m] Subtract Data Memory from ACC with Carry 1 Z, C, AC, OV SBCA,[m] Subtract Data Memory from ACC with Carry 1 Z, C, AC, OV SBCA,[m] Subtract Data Memory from ACC with Carry, result in Data Memory 1%01 Z, C, AC, OV SBCA,[m] Subtract Data Memory from ACC 1 Z C, AC, OV SBCA,[m] Logical AND Data Memory from ACC 1 Z C, AC, OV NDA,[m] Logical AND Data Memory to ACC 1 Z C, AC, OV NA,[m] Logical AND AcC to Data Memory 1 Note Z CORA,[m] Logical AND ACC to Data Memory 1 Note Z ORM A,[m]	Arithmetic	·		
Add ACC to Data Memory 1 Note Z, C, AC, OV DD A,x Add immediate data to ACC 1 Z, C, AC, OV DD CA,[m] Add Data Memory to ACC with Carry 1 Z, C, AC, OV DDCM A,[m] Add ACC to Data memory with Carry 1%00 Z, C, AC, OV SUB A,x Subtract Data Memory from ACC 1 Z, C, AC, OV SUB A,[m] Subtract Data Memory from ACC with result in Data Memory 1%01 Z, C, AC, OV SUB A,[m] Subtract Data Memory from ACC with Carry 1 Z, C, AC, OV SBCA,[m] Subtract Data Memory from ACC with Carry 1 Z, C, AC, OV SBCA,[m] Subtract Data Memory from ACC with Carry, result in Data Memory 1%01 Z, C, AC, OV SBCA,[m] Subtract Data Memory from ACC 1 Z C, AC, OV SBCA,[m] Logical AND Data Memory from ACC 1 Z C, AC, OV NDA,[m] Logical AND Data Memory to ACC 1 Z C, AC, OV NA,[m] Logical AND AcC to Data Memory 1 Note Z CORA,[m] Logical AND ACC to Data Memory 1 Note Z ORM A,[m]	ADD A,[m]	Add Data Memory to ACC	1	Z, C, AC, OV
Add immediate data to ACC 1 Z, C, AC, OV DD A,x Add Data Memory to ACC with Carry 1 Z, C, AC, OV DD A,x Add ACC to Data memory with Carry 1 Z, C, AC, OV DD A,x Subtract immediate data from the ACC 1 Z, C, AC, OV SUB A,x Subtract Data Memory from ACC with result in Data Memory 1 Z, C, AC, OV SUB A,[m] Subtract Data Memory from ACC with carry. result in Data Memory 1 Z, C, AC, OV SBCM A,[m] Subtract Data Memory from ACC with Carry. result in Data Memory 1 Z, C, AC, OV SBCM A,[m] Subtract Data Memory from ACC with Carry. result in Data Memory 1 Z, C, AC, OV SBCM A,[m] Decimal adjust ACC for Addition with result in Data Memory 1 Z, C, AC, OV SBCM A,[m] Logical OR Data Memory to ACC 1 Z C, C, AC, OV SMD A,[m] Logical OR Data Memory to ACC 1 Z Z C, AC, OV SMA [m] Logical OR Data Memory to ACC 1 Z Z CORA A,[m] Logical OR Data Memory to ACC 1 Z ORR A,[m] Logical AND ACC to Data Memory ACC 1 Z	ADDM A,[m]		1 ^{Note}	Z, C, AC, OV
ADCM A.[m] Add ACC to Data memory with Carry 1 ^{Note} Z, C, AC, OV UUB A, x Subtract immediate data from the ACC 1 Z, C, AC, OV SUB A, [m] Subtract Data Memory from ACC 1 Z, C, AC, OV SUBM A, [m] Subtract Data Memory from ACC with result in Data Memory 1 ^{Note} Z, C, AC, OV SubR A, [m] Subtract Data Memory from ACC with Carry, result in Data Memory 1 Z, C, AC, OV BCM A, [m] Subtract Data Memory from ACC with Carry, result in Data Memory 1 ^{Note} Z, C, AC, OV SBC A, [m] Subtract Data Memory from ACC with Carry, result in Data Memory 1 ^{Note} Z, C, AC, OV OBA [m] Decimal adjust ACC for Addition with result in Data Memory 1 ^{Note} Z, C, AC, OV ogic Operation NDD A, [m] Logical AND Data Memory to ACC 1 Z NDA A, [m] Logical AND ACC to Data Memory 1 ^{Note} Z NDM A, [m] Logical AND ACC to Data Memory 1 ^{Note} Z NDM A, [m] Logical AND immediate Data to ACC 1 Z NDA X Logical AND immediate Data to ACC 1 Z <	ADD A,x	Add immediate data to ACC	1	Z, C, AC, OV
ADCM A.[m] Add ACC to Data memory with Carry 1 ^{Note} Z, C, AC, OV UUB A, x Subtract immediate data from the ACC 1 Z, C, AC, OV SUB A, [m] Subtract Data Memory from ACC 1 Z, C, AC, OV SUBM A, [m] Subtract Data Memory from ACC with result in Data Memory 1 ^{Note} Z, C, AC, OV SubR A, [m] Subtract Data Memory from ACC with Carry, result in Data Memory 1 Z, C, AC, OV BCM A, [m] Subtract Data Memory from ACC with Carry, result in Data Memory 1 ^{Note} Z, C, AC, OV SBC A, [m] Subtract Data Memory from ACC with Carry, result in Data Memory 1 ^{Note} Z, C, AC, OV OBA [m] Decimal adjust ACC for Addition with result in Data Memory 1 ^{Note} Z, C, AC, OV ogic Operation NDD A, [m] Logical AND Data Memory to ACC 1 Z NDA A, [m] Logical AND ACC to Data Memory 1 ^{Note} Z NDM A, [m] Logical AND ACC to Data Memory 1 ^{Note} Z NDM A, [m] Logical AND immediate Data to ACC 1 Z NDA X Logical AND immediate Data to ACC 1 Z <	ADC A,[m]	Add Data Memory to ACC with Carry	1	Z, C, AC, OV
SUB A.[m] Subtract Data Memory from ACC 1 Z, C, AC, OV SUBM A.[m] Subtract Data Memory from ACC with result in Data Memory 1 Z, C, AC, OV BC A.[m] Subtract Data Memory from ACC with Carry 1 Z, C, AC, OV BC A.[m] Subtract Data Memory from ACC with Carry, result in Data Memory 1 ^{Note} Z, C, AC, OV SBC MA.[m] Decimal adjust ACC for Addition with result in Data Memory 1 ^{Note} Z, C, AC, OV AA[m] Decimal adjust ACC for Addition with result in Data Memory 1 ^{Note} Z orgic Operation 1 Z Z, C, AC, OV NDA .[m] Logical OR Data Memory to ACC 1 Z OR A.[m] Logical OR Data Memory to ACC 1 Z NDM A.[m] Logical OR ACC to Data Memory 1 ^{Note} Z ORR A.[m] Logical OR ACC to Data Memory 1 ^{Note} Z NDM A.[m] Logical OR ACC to Data Memory 1 ^{Note} Z NDA A. Logical AND immediate Data to ACC 1 Z NDA A.x Logical XOR immediate Data to ACC 1 Z	ADCM A,[m]		1 ^{Note}	Z, C, AC, OV
SUBM A.[m] Subtract Data Memory from ACC with result in Data Memory 1 Z. C. AC, OV BBC A.[m] Subtract Data Memory from ACC with Carry 1 Z. C. AC, OV BBC M.[m] Subtract Data Memory from ACC with Carry, result in Data Memory 1 ^{Note} Z. C. AC, OV BBC M.A.[m] Decimal adjust ACC for Addition with result in Data Memory 1 ^{Note} Z. C. AC, OV ogic Operation Note C 0 C ND A.[m] Logical AND Data Memory to ACC 1 Z C OR A.[m] Logical CR Data Memory to ACC 1 Z C ORA A.[m] Logical AND ACC to Data Memory 1 ^{Note} Z C ORM A.[m] Logical CR ACC to Data Memory 1 ^{Note} Z C ORM A.[m] Logical AND ACC to Data Memory 1 ^{Note} Z C ND A.[m] Logical AND immediate Data to ACC 1 Z C ORM A.[m] Logical AND immediate Data to ACC 1 Z C ND A.x Logical AND immediate Data to ACC 1 Z C	SUB A,x	Subtract immediate data from the ACC	1	Z, C, AC, OV
BUBM A,[m] Subtract Data Memory from ACC with result in Data Memory 1 Z. C. AC, OV BEC A,[m] Subtract Data Memory from ACC with Carry 1 Z. C. AC, OV BBCM A,[m] Subtract Data Memory from ACC with Carry, result in Data Memory 1 ^{Note} Z. C. AC, OV OAA [m] Decimal adjust ACC for Addition with result in Data Memory 1 ^{Note} Z. C. AC, OV OAA [m] Decimal adjust ACC for Addition with result in Data Memory 1 ^{Note} Z. C. AC, OV ORA [m] Logical AND Data Memory to ACC 1 Z ORA,[m] Logical CR Data Memory to ACC 1 Z ORA,[m] Logical AND ACC to Data Memory 1 ^{Note} Z NDM A,[m] Logical CR ACC to Data Memory 1 ^{Note} Z ORR A,[m] Logical AND immediate Data to ACC 1 Z NDA,x Logical AND immediate Data to ACC 1 Z ORA,x Logical AND immediate Data to ACC 1 Z ORA,x Logical AND immediate Data to ACC 1 Z PLA [m] Complement Data Memory with result in ACC 1 Z <td>SUB A,[m]</td> <td>Subtract Data Memory from ACC</td> <td>1</td> <td>Z, C, AC, OV</td>	SUB A,[m]	Subtract Data Memory from ACC	1	Z, C, AC, OV
BBC A.[m] Subtract Data Memory from ACC with Carry 1 Z. C. AC, OV BBCM A.[m] Subtract Data Memory from ACC with Carry, result in Data Memory 1 ^{Note} Z, C, AC, OV AGR [m] Decimal adjust ACC for Addition with result in Data Memory 1 ^{Note} C origic Operation 1 Z C, AC, OV NND A.[m] Logical AND Data Memory to ACC 1 Z OR A.[m] Logical XOR Data Memory to ACC 1 Z ORA A.[m] Logical XOR Data Memory to ACC 1 Z NDM A.[m] Logical AND ACC to Data Memory 1 ^{Note} Z ORM A.[m] Logical OR ACC to Data Memory 1 ^{Note} Z ORM A.[m] Logical XOR ACC to Data Memory 1 ^{Note} Z ORM A.[m] Logical XOR immediate Data to ACC 1 Z OR A,x Logical XOR immediate Data to ACC 1 Z OR A,x Logical XOR immediate Data to ACC 1 Z CPL [m] Complement Data Memory with result in ACC 1 Z CPL [m] Complement Data Memory with result in ACC 1 Z DECA [m] Incr	SUBM A,[m]	Subtract Data Memory from ACC with result in Data Memory	1 ^{Note}	Z, C, AC, OV
BBCM A,[m]Subtract Data Memory from ACC with Carry, result in Data Memory1 NoteZ, C, AC, OVDAA [m]Decimal adjust ACC for Addition with result in Data Memory1 NoteCOrigi OperationCNND A,[m]Logical AND Data Memory to ACC1ZOR A,[m]Logical OR Data Memory to ACC1ZNDM A,[m]Logical XOR Data Memory to ACC1ZNDM A,[m]Logical AND ACC to Data Memory1 NoteZORM A,[m]Logical OR ACC to Data Memory1 NoteZDRM A,[m]Logical OR ACC to Data Memory1 NoteZCORM A,[m]Logical AND immediate Data to ACC1ZORM A,xLogical AND immediate Data to ACC1ZCOR A,xLogical XOR Immediate Data to ACC1ZCPLA [m]Complement Data Memory with result in ACC1ZCPLA [m]Complement Data Memory with result in ACC1ZDEC A [m]Increment Data Memory with result in ACC1ZDEC A [m]Decrement Data Memory with result in ACC1ZDEC [m]Decrement Data Memory with result in ACC1ZDEC [m]Decrement Data Memory right with result in ACC1CDEC [m]Decrement Data Memory right in ACC1CDEC [m]Decrement Data Memory right in ACC1CDEC [m]Rotate Data Memory right with result in ACC1CRR [m]Rotate Data Memory right through Carry with result in ACC	SBC A,[m]	Subtract Data Memory from ACC with Carry	1	Z, C, AC, OV
DAA [m]Decimal adjust ACC for Addition with result in Data Memory1 NoteCcogic OperationNDD A,[m]Logical AND Data Memory to ACC1ZR A,[m]Logical OR Data Memory to ACC1ZQR A,[m]Logical XOR Data Memory to ACC1ZNDM A,[m]Logical AND ACC to Data Memory to ACC1ZNDM A,[m]Logical OR ACC to Data Memory1 NoteZCOR M,[m]Logical OR ACC to Data Memory1 NoteZCOR M,[m]Logical XOR ACC to Data Memory1 NoteZCOR A,[m]Logical XOR ACC to Data Memory1 NoteZCOR A,xLogical AND immediate Data to ACC1ZCOR A,xLogical XOR immediate Data to ACC1ZCPL [m]Complement Data Memory with result in ACC1ZCPL [m]Complement Data Memory with result in ACC1ZNCA [m]Increment Data Memory with result in ACC1ZNCA [m]Decrement Data Memory with result in ACC1ZDEC [m]Decrement Data Memory with result in ACC1ZDEC [m]Decrement Data Memory with result in ACC1ZDEC [m]Decrement Data Memory right with result in ACC1CDEC [m]Decrement Data Memory right mough Carry with result in ACC1CRR [m]Rotate Data Memory right with result in ACC1CRRRC [m]Rotate Data Memory right through Carry with result in ACC1CRRC [m] <td>SBCM A,[m]</td> <td>Subtract Data Memory from ACC with Carry, result in Data Memory</td> <td>1^{Note}</td> <td>Z, C, AC, OV</td>	SBCM A,[m]	Subtract Data Memory from ACC with Carry, result in Data Memory	1 ^{Note}	Z, C, AC, OV
ND A.[m] Logical AND Data Memory to ACC 1 Z DR A.[m] Logical OR Data Memory to ACC 1 Z COR A.[m] Logical XOR Data Memory to ACC 1 Z NDM A.[m] Logical XOR Data Memory to ACC 1 Z NDM A.[m] Logical AND ACC to Data Memory 1 Note Z RM A.[m] Logical XOR ACC to Data Memory 1 Note Z NDM A.[m] Logical XOR ACC to Data Memory 1 Note Z NDA,x Logical AND immediate Data to ACC 1 Z Z NDA,x Logical XOR immediate Data to ACC 1 Z Z OR A,x Logical XOR immediate Data to ACC 1 Z Z OR A,x Logical XOR immediate Data to ACC 1 Z Z CPL [m] Complement Data Memory 1 Note Z CPLA [m] Complement Data Memory with result in ACC 1 Z Z NCE [m] Increment Data Memory with result in ACC 1 Z Z	DAA [m]		1 ^{Note}	С
ND A.[m] Logical AND Data Memory to ACC 1 Z DR A.[m] Logical OR Data Memory to ACC 1 Z COR A.[m] Logical XOR Data Memory to ACC 1 Z NDM A.[m] Logical XOR Data Memory to ACC 1 Z NDM A.[m] Logical AND ACC to Data Memory 1 Note Z RM A.[m] Logical XOR ACC to Data Memory 1 Note Z NDM A.[m] Logical XOR ACC to Data Memory 1 Note Z NDA,x Logical AND immediate Data to ACC 1 Z Z NDA,x Logical XOR immediate Data to ACC 1 Z Z OR A,x Logical XOR immediate Data to ACC 1 Z Z OR A,x Logical XOR immediate Data to ACC 1 Z Z CPL [m] Complement Data Memory 1 Note Z CPLA [m] Complement Data Memory with result in ACC 1 Z Z NCE [m] Increment Data Memory with result in ACC 1 Z Z	Logic Operation	· · ·		
DR A,[m] Logical OR Data Memory to ACC 1 Z KOR A,[m] Logical XOR Data Memory to ACC 1 Z KNDM A,[m] Logical AND ACC to Data Memory 1 ^{Note} Z DRM A,[m] Logical OR ACC to Data Memory 1 ^{Note} Z CORM A,[m] Logical OR ACC to Data Memory 1 ^{Note} Z CORM A,[m] Logical XOR ACC to Data Memory 1 ^{Note} Z CORM A,[m] Logical AND immediate Data to ACC 1 Z ND A,x Logical OR immediate Data to ACC 1 Z OR A,x Logical XOR immediate Data to ACC 1 Z COR A,x Logical XOR immediate Data to ACC 1 Z COR A,x Logical XOR immediate Data to ACC 1 Z COR A,x Logical XOR immediate Data to ACC 1 Z CPL [m] Complement Data Memory 1 ^{Note} Z CPL [m] Complement Data Memory with result in ACC 1 Z NCA [m] Increment Data Memory with result in ACC 1 Z NCE [m] Decrement Data Memory with result in ACC 1 Z	AND A,[m]	Logical AND Data Memory to ACC	1	Z
KOR A, [m]Logical XOR Data Memory to ACC1ZNNDM A, [m]Logical AND ACC to Data Memory11NoteDRM A, [m]Logical OR ACC to Data Memory1NoteZCORM A, [m]Logical XOR ACC to Data Memory1NoteZ(ORM A, [m]Logical XOR ACC to Data Memory1NoteZ(OR A, [m]Logical AND immediate Data to ACC1ZZ(OR A, xLogical OR immediate Data to ACC1ZZ(OR A, xLogical XOR immediate Data Memory with result in ACC1ZZ(PL Im)Complement Data Memory with result in ACC1NoneZ(DEC Im)Decrement Data Memory right with result in ACC1NoneZ(DEC Im)Decrement Data Memory right through Carry with result in ACC1None(RCA	OR A,[m]		1	Z
NNDM A,[m]Logical AND ACC to Data Memory1NoteZDRM A,[m]Logical OR ACC to Data Memory1NoteZCORM A,[m]Logical XOR ACC to Data Memory1NoteZCORM A,[m]Logical XOR ACC to Data Memory1NoteZND A,xLogical AND immediate Data to ACC1ZZOR A,xLogical OR immediate Data to ACC1ZZOR A,xLogical XOR immediate Data to ACC1ZZCOR A,xLogical XOR immediate Data to ACC1ZZCPL [m]Complement Data Memory1NoteZCPLA [m]Complement Data Memory with result in ACC1ZNCA [m]Increment Data Memory with result in ACC1ZNCE [m]Decrement Data Memory with result in ACC1ZDEC [m]Decrement Data Memory with result in ACC1ZNCE [m]Decrement Data Memory right with result in ACC1ZRetate Data Memory right with result in ACC1NoneRRetarRotate Data Memory right with result in ACC1CCRRC [m]Rotate Data Memory right through Carry with result in ACC1CCRRC [m]Rotate Data Memory right through Carry with result in ACC1CRRRC [m]Rotate Data Memory right through Carry with result in ACC1NoneRRLA [m]Rotate Data Memory right with result in ACC1NoneRNone<	XOR A,[m]		1	Z
CorrectionLogical XOR ACC to Data Memory112KND A,xLogical XOR ACC to Data Memory11ZND A,xLogical AND immediate Data to ACC1ZOR A,xLogical QR immediate Data to ACC1ZCOR A,xLogical XOR immediate Data to ACC1ZCOR A,xLogical XOR immediate Data to ACC1ZCOR A,xLogical XOR immediate Data to ACC1ZCPL [m]Complement Data Memory1NoteZCPLA [m]Complement Data Memory with result in ACC1ZNCA [m]Increment Data Memory with result in ACC1ZNCC [m]Increment Data Memory with result in ACC1ZDECA [m]Decrement Data Memory with result in ACC1ZDEC [m]Decrement Data Memory with result in ACC1ZNoteZZZZDEC [m]Decrement Data Memory right with result in ACC1ZNotateZZZZRef [m]Rotate Data Memory right with result in ACC1NoneRR [m]Rotate Data Memory right through Carry with result in ACC1CRRC [m]Rotate Data Memory right through Carry1NoneRRCA [m]Rotate Data Memory right through Carry1NoneRRCA [m]Rotate Data Memory left with result in ACC1NoneRLA [m]Rotate Data Memory left with result in ACC1NoneRLA [m]Rot	ANDM A,[m]		1 ^{Note}	Z
ND A,xLogical AND immediate Data to ACC1ZDR A,xLogical OR immediate Data to ACC1ZOR A,xLogical XOR immediate Data to ACC1ZCOR A,xLogical XOR immediate Data to ACC1ZCPL [m]Complement Data Memory1 ^{Note} ZCPLA [m]Complement Data Memory with result in ACC1ZNCA [m]Increment Data Memory with result in ACC1ZNCA [m]Increment Data Memory with result in ACC1ZNCC [m]Decrement Data Memory with result in ACC1ZDECA [m]Decrement Data Memory with result in ACC1ZDEC [m]Decrement Data Memory with result in ACC1ZDEC [m]Decrement Data Memory with result in ACC1CRRA [m]Rotate Data Memory right with result in ACC1NoneRRA [m]Rotate Data Memory right through Carry with result in ACC1CRRCA [m]Rotate Data Memory right through Carry with result in ACC1CRRCA [m]Rotate Data Memory right through Carry with result in ACC1CRRCA [m]Rotate Data Memory right through Carry1 ^{Note} CRLA [m]Rotate Data Memory left with result in ACC1NoneRLA [m]Rotate Data Memory left through Carry with result in ACC1NoneRLA [m]Rotate Data Memory left through Carry with result in ACC1NoneRLA [m]Rotate Data Memory left1 ^{Note} None <t< td=""><td>ORM A,[m]</td><td>Logical OR ACC to Data Memory</td><td>1^{Note}</td><td>Z</td></t<>	ORM A,[m]	Logical OR ACC to Data Memory	1 ^{Note}	Z
DR A,xLogical OR immediate Data to ACC1ZCOR A,xLogical XOR immediate Data to ACC1ZCPL [m]Complement Data Memory11ZCPLA [m]Complement Data Memory with result in ACC1ZCPLA [m]Increment Data Memory with result in ACC1ZIncrement & DecrementIncrement Data Memory with result in ACC1ZNCA [m]Increment Data Memory with result in ACC1ZNCE [m]Decrement Data Memory with result in ACC1ZDECA [m]Decrement Data Memory with result in ACC1ZDEC [m]Decrement Data Memory with result in ACC1ZDEC [m]Decrement Data Memory right with result in ACC1NoneRR [m]Rotate Data Memory right with result in ACC1CRR [m]Rotate Data Memory right through Carry with result in ACC1CRRCA [m]Rotate Data Memory right through Carry with result in ACC1CRRCA [m]Rotate Data Memory right through Carry1NoneRRCA [m]Rotate Data Memory right through Carry1NoneRLA [m]Rotate Data Memory left with result in ACC1NoneRL [m]Rotate Data Memory left1NoneRLCA [m]Rotate Data Memory left1NoneRLCA [m]Rotate Data Memory left1NoneRLCA [m]Rotate Data Memory left1None	XORM A,[m]		1 ^{Note}	Z
COR A,x Logical XOR immediate Data to ACC 1 Z CPL [m] Complement Data Memory 1 ^{Note} Z CPLA [m] Complement Data Memory with result in ACC 1 Z CPLA [m] Complement Data Memory with result in ACC 1 Z CPLA [m] Increment Data Memory with result in ACC 1 Z NCA [m] Increment Data Memory with result in ACC 1 Z NC [m] Increment Data Memory with result in ACC 1 Z NC [m] Increment Data Memory with result in ACC 1 Z DEC [m] Decrement Data Memory with result in ACC 1 Z DEC [m] Decrement Data Memory with result in ACC 1 Z REC [m] Rotate Data Memory right with result in ACC 1 None RR [m] Rotate Data Memory right with result in ACC 1 None RR [m] Rotate Data Memory right through Carry with result in ACC 1 C RRCA [m] Rotate Data Memory right through Carry 1 C RRCA [m] Rotate Data Memory left with result in ACC 1 None RLA [m]	AND A,x	Logical AND immediate Data to ACC	1	Z
CPL [m]Complement Data Memory1ZCPLA [m]Complement Data Memory with result in ACC1ZCPLA [m]Increment Data Memory with result in ACC1ZNCA [m]Increment Data Memory with result in ACC1ZNC [m]Increment Data Memory with result in ACC1ZNC [m]Increment Data Memory with result in ACC1ZDECA [m]Decrement Data Memory with result in ACC1ZDEC [m]Decrement Data Memory with result in ACC1ZDEC [m]Decrement Data Memory gight with result in ACC1NoneRRA [m]Rotate Data Memory right with result in ACC1NoneRRCA [m]Rotate Data Memory right through Carry with result in ACC1CRRCA [m]Rotate Data Memory right through Carry1NoneRRCA [m]Rotate Data Memory right through Carry1NoneRRCA [m]Rotate Data Memory left with result in ACC1NoneRLA [m]Rotate Data Memory left with result in ACC1NoneRLA [m]Rotate Data Memory left through Carry with result in ACC1NoneRLA [m]Rotate Data Memory left with result in ACC1NoneRLA [m]Rotate Data Memory left1NoneRLA [m]Rotate Data Memory left1NoneRLCA [m]Rotate Data Memory left through Carry with result in ACC1C	OR A,x	Logical OR immediate Data to ACC	1	Z
CPL [m]Complement Data Memory1 NoteZCPLA [m]Complement Data Memory with result in ACC1ZIncrement & DecrementIncrement Data Memory with result in ACC1ZNCA [m]Increment Data Memory with result in ACC1ZNC [m]Increment Data Memory1 NoteZDECA [m]Decrement Data Memory with result in ACC1ZDEC [m]Decrement Data Memory with result in ACC1ZDEC [m]Decrement Data Memory1 NoteZRetate Data Memory right with result in ACC1NoneRRA [m]Rotate Data Memory right with result in ACC1NoneRRCA [m]Rotate Data Memory right through Carry with result in ACC1CRRCA [m]Rotate Data Memory right through Carry1 NoteCRRCA [m]Rotate Data Memory right through Carry1 NoteCRLA [m]Rotate Data Memory left with result in ACC1NoneRLA [m]Rotate Data Memory left through Carry with result in ACC1NoneRLA [m]Rotate Data Memory left through Carry with result in ACC1NoneRLA [m]Rotate Data Memory left1 NoteNoneRLA [m]Rotate Data Memory left1 NoneNoneRLCA [m]Rotate Data Memory left1 NoneNoneRLCA [m]Rotate Data Memory left through Carry with result in ACC1C	XOR A,x	Logical XOR immediate Data to ACC	1	Z
Increment & Decrement NCA [m] Increment Data Memory with result in ACC 1 Z NC [m] Increment Data Memory 1 ^{Note} Z DECA [m] Decrement Data Memory with result in ACC 1 Z DEC [m] Decrement Data Memory with result in ACC 1 Z DEC [m] Decrement Data Memory 1 ^{Note} Z Retart Rotate Data Memory right with result in ACC 1 None RRA [m] Rotate Data Memory right with result in ACC 1 None RRC [m] Rotate Data Memory right through Carry with result in ACC 1 C RRCA [m] Rotate Data Memory right through Carry with result in ACC 1 C RRC [m] Rotate Data Memory right through Carry 1 ^{Note} C RLA [m] Rotate Data Memory left with result in ACC 1 None RL [m] Rotate Data Memory left with result in ACC 1 None RL [m] Rotate Data Memory left 1 ^{Note} None RL [m] Rotate Data Memory left 1 None RLCA [m] Rotate Data Memory left through Carry with result in ACC	CPL [m]	Complement Data Memory	1 ^{Note}	Z
NCA [m] Increment Data Memory with result in ACC 1 Z NC [m] Increment Data Memory 1 ^{Note} Z DECA [m] Decrement Data Memory with result in ACC 1 Z DEC [m] Decrement Data Memory with result in ACC 1 Z DEC [m] Decrement Data Memory 1 ^{Note} Z Retain Data Memory 1 Note Z Retain Data Memory 1 ^{Note} Z Z Retain Data Memory right with result in ACC 1 None Z Retain Retain Data Memory right with result in ACC 1 None None RRC [m] Rotate Data Memory right through Carry with result in ACC 1 C RRC [m] Rotate Data Memory right through Carry 1 ^{Note} C RRC [m] Rotate Data Memory left with result in ACC 1 None RLA [m] Rotate Data Memory left with result in ACC 1 None RL [m] Rotate Data Memory left 1 ^{Note} None RL [m] Rotate Data Memory left 1 ^{Note} None RLCA [m] Rotate Data Memory left through Carry with result in ACC	CPLA [m]	Complement Data Memory with result in ACC	1	Z
NC [m] Increment Data Memory 1 Note Z DECA [m] Decrement Data Memory with result in ACC 1 Z DEC [m] Decrement Data Memory with result in ACC 1 Z Rotate 1 Note Z RRA [m] Rotate Data Memory right with result in ACC 1 None RRCA [m] Rotate Data Memory right through Carry with result in ACC 1 None RRCA [m] Rotate Data Memory right through Carry with result in ACC 1 C RRC [m] Rotate Data Memory right through Carry 1 Note C RRC [m] Rotate Data Memory right through Carry 1 Note C RRC [m] Rotate Data Memory right through Carry 1 Note C RLA [m] Rotate Data Memory left with result in ACC 1 None RL [m] Rotate Data Memory left 1 None None RLCA [m] Rotate Data Memory left through Carry with result in ACC 1 C				
NC [m] Increment Data Memory 1 Note Z DECA [m] Decrement Data Memory with result in ACC 1 Z DEC [m] Decrement Data Memory with result in ACC 1 Z Rotate 1 Note Z RRA [m] Rotate Data Memory right with result in ACC 1 None RRCA [m] Rotate Data Memory right through Carry with result in ACC 1 None RRCA [m] Rotate Data Memory right through Carry with result in ACC 1 C RRC [m] Rotate Data Memory right through Carry 1 Note C RRC [m] Rotate Data Memory right through Carry 1 Note C RRC [m] Rotate Data Memory right through Carry 1 Note C RLA [m] Rotate Data Memory left with result in ACC 1 None RL [m] Rotate Data Memory left 1 None None RLCA [m] Rotate Data Memory left through Carry with result in ACC 1 C	INCA [m]	Increment Data Memory with result in ACC	1	Z
DEC [m] Decrement Data Memory 1 Note Z Rotate Image: Note Image: Note Image: Note Z RRA [m] Rotate Data Memory right with result in ACC 1 None None RRA [m] Rotate Data Memory right through Carry with result in ACC 1 None None RRCA [m] Rotate Data Memory right through Carry with result in ACC 1 C C RRC [m] Rotate Data Memory left with result in ACC 1 None RL [m] Rotate Data Memory left with result in ACC 1 None RL [m] Rotate Data Memory left through Carry with result in ACC 1 None RL [m] Rotate Data Memory left through Carry with result in ACC 1 None RL [m] Rotate Data Memory left through Carry with result in ACC 1 C	INC [m]		1 ^{Note}	Z
Reverse 1 None Rotate 1 None RRA [m] Rotate Data Memory right with result in ACC 1 None RR [m] Rotate Data Memory right 1 ^{Note} None RRCA [m] Rotate Data Memory right through Carry with result in ACC 1 C RRC [m] Rotate Data Memory right through Carry 1 ^{Note} C RRC [m] Rotate Data Memory left with result in ACC 1 None RLA [m] Rotate Data Memory left with result in ACC 1 None RLA [m] Rotate Data Memory left through Carry with result in ACC 1 None RL [m] Rotate Data Memory left 1 ^{Note} None RLCA [m] Rotate Data Memory left through Carry with result in ACC 1 C	DECA [m]	Decrement Data Memory with result in ACC	1	Z
Rotate RRA [m] Rotate Data Memory right with result in ACC 1 None RR [m] Rotate Data Memory right 1 ^{Note} None RRCA [m] Rotate Data Memory right through Carry with result in ACC 1 C RRCA [m] Rotate Data Memory right through Carry with result in ACC 1 C RRC [m] Rotate Data Memory right through Carry 1 ^{Note} C RLA [m] Rotate Data Memory left with result in ACC 1 None RL [m] Rotate Data Memory left 1 ^{Note} None RL [m] Rotate Data Memory left 1 ^{Note} None RL [m] Rotate Data Memory left 1 ^{Note} None RL [m] Rotate Data Memory left 1 ^{Note} None	DEC [m]	Decrement Data Memory	1 ^{Note}	Z
RR [m] Rotate Data Memory right 1 ^{Note} None RRCA [m] Rotate Data Memory right through Carry with result in ACC 1 C RRC [m] Rotate Data Memory right through Carry 1 ^{Note} C RLA [m] Rotate Data Memory left with result in ACC 1 None RL [m] Rotate Data Memory left with result in ACC 1 None RLA [m] Rotate Data Memory left 1 ^{Note} None RLCA [m] Rotate Data Memory left through Carry with result in ACC 1 C	Rotate			
RR [m] Rotate Data Memory right 1 ^{Note} None RRCA [m] Rotate Data Memory right through Carry with result in ACC 1 C RRC [m] Rotate Data Memory right through Carry 1 ^{Note} C RLA [m] Rotate Data Memory left with result in ACC 1 None RL [m] Rotate Data Memory left with result in ACC 1 None RLA [m] Rotate Data Memory left 1 ^{Note} None RLCA [m] Rotate Data Memory left through Carry with result in ACC 1 C	RRA [m]	Rotate Data Memory right with result in ACC	1	None
RRC [m] Rotate Data Memory right through Carry 1 ^{Note} C RLA [m] Rotate Data Memory left with result in ACC 1 None RL [m] Rotate Data Memory left 1 ^{Note} None RLCA [m] Rotate Data Memory left through Carry with result in ACC 1 None RLCA [m] Rotate Data Memory left through Carry with result in ACC 1 C	RR [m]		1 ^{Note}	None
RLA [m] Rotate Data Memory left with result in ACC 1 None RLA [m] Rotate Data Memory left 1 ^{Note} None RLCA [m] Rotate Data Memory left through Carry with result in ACC 1 C	RRCA [m]		1	С
RLA [m] Rotate Data Memory left with result in ACC 1 None RL [m] Rotate Data Memory left 1 ^{Note} None RLCA [m] Rotate Data Memory left through Carry with result in ACC 1 C	RRC [m]	Rotate Data Memory right through Carry	1 ^{Note}	С
RLCA [m] Rotate Data Memory left through Carry with result in ACC 1 C	RLA [m]		1	None
	RL [m]	Rotate Data Memory left	1 ^{Note}	None
	RLCA [m]	Rotate Data Memory left through Carry with result in ACC	1	С
	RLC [m]		1 ^{Note}	С



Mnemonic	Description	Cycles	Flag Affected
Data Move			
MOV A,[m]	Move Data Memory to ACC	1	None
MOV [m],A	Move ACC to Data Memory	1 ^{Note}	None
MOV A,x	Move immediate data to ACC	1	None
Bit Operation			
CLR [m].i	Clear bit of Data Memory	1 ^{Note}	None
SET [m].i	Set bit of Data Memory	1 ^{Note}	None
Branch Operatio	n		
JMP addr	Jump unconditionally	2	None
SZ [m]	Skip if Data Memory is zero	1 ^{Note}	None
SZA [m]	Skip if Data Memory is zero with data movement to ACC	1 ^{Note}	None
SZ [m].i	Skip if bit i of Data Memory is zero	1 ^{Note}	None
SNZ [m].i	Skip if bit i of Data Memory is not zero	1 ^{Note}	None
SIZ [m]	Skip if increment Data Memory is zero	1 ^{Note}	None
SDZ [m]	Skip if decrement Data Memory is zero	1 ^{Note}	None
SIZA [m]	Skip if increment Data Memory is zero with result in ACC	1 ^{Note}	None
SDZA [m]	Skip if decrement Data Memory is zero with result in ACC	1 ^{Note}	None
CALL addr	Subroutine call	2	None
RET	Return from subroutine	2	None
RET A,x	Return from subroutine and load immediate data to ACC	2	None
RETI	Return from interrupt	2	None
Table Read Ope	ration		
TABRD [m]	Read table (specific page) to TBLH and Data Memory	2 ^{Note}	None
TABRDC [m]	Read table (current page) to TBLH and Data Memory	2 ^{Note}	None
TABRDL [m]	Read table (last page) to TBLH and Data Memory	2 ^{Note}	None
Miscellaneous			
NOP	No operation	1	None
CLR [m]	Clear Data Memory	1 ^{Note}	None
SET [m]	Set Data Memory	1 ^{Note}	None
CLR WDT	Clear Watchdog Timer	1	TO, PDF
CLR WDT1	Pre-clear Watchdog Timer	1	TO, PDF
CLR WDT2	Pre-clear Watchdog Timer	1	TO, PDF
SWAP [m]	Swap nibbles of Data Memory	1 ^{Note}	None
SWAPA [m]	Swap nibbles of Data Memory with result in ACC	1	None
HALT	Enter power down mode	1	TO, PDF

Note: 1. For skip instructions, if the result of the comparison involves a skip then two cycles are required, if no skip takes place only one cycle is required.

2. Any instruction which changes the contents of the PCL will also require 2 cycles for execution.

3. For the "CLR WDT1" and "CLR WDT2" instructions the TO and PDF flags may be affected by the execution status. The TO and PDF flags are cleared after both "CLR WDT1" and "CLR WDT2" instructions are consecutively executed. Otherwise the TO and PDF flags remain unchanged.



Instruction Definition

ADC A,[m]	Add Data Memory to ACC with Carry
Description	The contents of the specified Data Memory, Accumulator and the carry flag are added. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC + [m] + C$
Affected flag(s)	OV, Z, AC, C
ADCM A,[m]	Add ACC to Data Memory with Carry
Description	The contents of the specified Data Memory, Accumulator and the carry flag are added. The result is stored in the specified Data Memory.
Operation	$[m] \leftarrow ACC + [m] + C$
Affected flag(s)	OV, Z, AC, C
ADD A,[m]	Add Data Memory to ACC
Description	The contents of the specified Data Memory and the Accumulator are added. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC + [m]$
Affected flag(s)	OV, Z, AC, C
ADD A,x	Add immediate data to ACC
Description	The contents of the Accumulator and the specified immediate data are added. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC + x$
Affected flag(s)	OV, Z, AC, C
ADDM A,[m]	Add ACC to Data Memory
ADDM A,[m] Description	Add ACC to Data Memory The contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory.
	The contents of the specified Data Memory and the Accumulator are added.
Description	The contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory.
Description Operation	The contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory. [m] ← ACC + [m]
Description Operation Affected flag(s)	The contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory. [m] ← ACC + [m] OV, Z, AC, C
Description Operation Affected flag(s) AND A,[m] Description Operation	The contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory. [m] ← ACC + [m] OV, Z, AC, C Logical AND Data Memory to ACC Data in the Accumulator and the specified Data Memory perform a bitwise logical AND
Description Operation Affected flag(s) AND A,[m] Description	The contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory. [m] ← ACC + [m] OV, Z, AC, C Logical AND Data Memory to ACC Data in the Accumulator and the specified Data Memory perform a bitwise logical AND operation. The result is stored in the Accumulator.
Description Operation Affected flag(s) AND A,[m] Description Operation Affected flag(s)	The contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory. $[m] \leftarrow ACC + [m]$ OV, Z, AC, C Logical AND Data Memory to ACC Data in the Accumulator and the specified Data Memory perform a bitwise logical AND operation. The result is stored in the Accumulator. $ACC \leftarrow ACC "AND" [m]$ Z
Description Operation Affected flag(s) AND A,[m] Description Operation	The contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory. $[m] \leftarrow ACC + [m]$ OV, Z, AC, C Logical AND Data Memory to ACC Data in the Accumulator and the specified Data Memory perform a bitwise logical AND operation. The result is stored in the Accumulator. $ACC \leftarrow ACC "AND" [m]$
Description Operation Affected flag(s) AND A,[m] Description Operation Affected flag(s) AND A,x	The contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory. $[m] \leftarrow ACC + [m]$ OV, Z, AC, C Logical AND Data Memory to ACC Data in the Accumulator and the specified Data Memory perform a bitwise logical AND operation. The result is stored in the Accumulator. $ACC \leftarrow ACC "AND" [m]$ Z Logical AND immediate data to ACC Data in the Accumulator and the specified immediate data perform a bit wise logical AND
Description Operation Affected flag(s) AND A,[m] Description Operation Affected flag(s) AND A,x Description	The contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory. $[m] \leftarrow ACC + [m]$ OV, Z, AC, C Logical AND Data Memory to ACC Data in the Accumulator and the specified Data Memory perform a bitwise logical AND operation. The result is stored in the Accumulator. ACC \leftarrow ACC "AND" [m] Z Logical AND immediate data to ACC Data in the Accumulator and the specified immediate data perform a bit wise logical AND operation. The result is stored in the Accumulator.
Description Operation Affected flag(s) AND A,[m] Description Operation Affected flag(s) AND A,x Description Operation	The contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory. $[m] \leftarrow ACC + [m]$ OV, Z, AC, C Logical AND Data Memory to ACC Data in the Accumulator and the specified Data Memory perform a bitwise logical AND operation. The result is stored in the Accumulator. $ACC \leftarrow ACC "AND" [m]$ Z Logical AND immediate data to ACC Data in the Accumulator and the specified immediate data perform a bit wise logical AND operation. The result is stored in the Accumulator. $ACC \leftarrow ACC "AND" [m]$ Z
Description Operation Affected flag(s) AND A,[m] Description Operation Affected flag(s) AND A,x Description Operation Affected flag(s)	The contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory. $[m] \leftarrow ACC + [m]$ OV, Z, AC, C Logical AND Data Memory to ACC Data in the Accumulator and the specified Data Memory perform a bitwise logical AND operation. The result is stored in the Accumulator. $ACC \leftarrow ACC "AND" [m]$ Z Logical AND immediate data to ACC Data in the Accumulator and the specified immediate data perform a bit wise logical AND operation. The result is stored in the Accumulator. $ACC \leftarrow ACC "AND" [m]$ Z $ACC \leftarrow ACC "AND" x$ Z
Description Operation Affected flag(s) AND A,[m] Description Operation Affected flag(s) AND A,x Description Operation Affected flag(s) AND A,x Description Affected flag(s)	The contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory. $[m] \leftarrow ACC + [m]$ OV, Z, AC, C Logical AND Data Memory to ACC Data in the Accumulator and the specified Data Memory perform a bitwise logical AND operation. The result is stored in the Accumulator. $ACC \leftarrow ACC "AND" [m]$ Z Logical AND immediate data to ACC Data in the Accumulator and the specified immediate data perform a bit wise logical AND operation. The result is stored in the Accumulator. $ACC \leftarrow ACC "AND" [m]$ Z Logical AND immediate data to ACC Data in the Accumulator and the specified immediate data perform a bit wise logical AND operation. The result is stored in the Accumulator. $ACC \leftarrow ACC "AND" x$ Z Logical AND ACC to Data Memory Data in the specified Data Memory and the Accumulator perform a bitwise logical AND



CALL addr Description	Subroutine call Unconditionally calls a subroutine at the specified address. The Program Counter then increments by 1 to obtain the address of the next instruction which is then pushed onto the stack. The specified address is then loaded and the program continues execution from this new address. As this instruction requires an additional operation, it is a two cycle instruction.
Operation	Stack ← Program Counter + 1 Program Counter ← addr
Affected flag(s)	None
CLR [m]	Clear Data Memory
Description Operation	Each bit of the specified Data Memory is cleared to 0. $[m] \leftarrow 00H$
Affected flag(s)	None
CLR [m].i	Clear bit of Data Memory
Description	Bit i of the specified Data Memory is cleared to 0.
Operation	$[m]$.i $\leftarrow 0$ None
Affected flag(s)	None
CLR WDT	Clear Watchdog Timer
Description	The TO, PDF flags and the WDT are all cleared.
Operation	WDT cleared $TO \leftarrow 0$ $PDF \leftarrow 0$
Affected flag(s)	TO, PDF
CLR WDT1	Pre-clear Watchdog Timer
CLR WDT1 Description	Pre-clear Watchdog Timer The TO, PDF flags and the WDT are all cleared. Note that this instruction works in conjunction with CLR WDT2 and must be executed alternately with CLR WDT2 to have effect. Repetitively executing this instruction without alternately executing CLR WDT2 will have no effect.
	The TO, PDF flags and the WDT are all cleared. Note that this instruction works in conjunction with CLR WDT2 and must be executed alternately with CLR WDT2 to have effect. Repetitively executing this instruction without alternately executing CLR WDT2 will
Description	The TO, PDF flags and the WDT are all cleared. Note that this instruction works in conjunction with CLR WDT2 and must be executed alternately with CLR WDT2 to have effect. Repetitively executing this instruction without alternately executing CLR WDT2 will have no effect. WDT cleared $TO \leftarrow 0$
Description Operation Affected flag(s)	The TO, PDF flags and the WDT are all cleared. Note that this instruction works in conjunction with CLR WDT2 and must be executed alternately with CLR WDT2 to have effect. Repetitively executing this instruction without alternately executing CLR WDT2 will have no effect. WDT cleared $TO \leftarrow 0$ PDF $\leftarrow 0$ TO, PDF
Description	The TO, PDF flags and the WDT are all cleared. Note that this instruction works in conjunction with CLR WDT2 and must be executed alternately with CLR WDT2 to have effect. Repetitively executing this instruction without alternately executing CLR WDT2 will have no effect. WDT cleared $TO \leftarrow 0$ PDF $\leftarrow 0$
Description Operation Affected flag(s) CLR WDT2	The TO, PDF flags and the WDT are all cleared. Note that this instruction works in conjunction with CLR WDT2 and must be executed alternately with CLR WDT2 to have effect. Repetitively executing this instruction without alternately executing CLR WDT2 will have no effect. WDT cleared $TO \leftarrow 0$ PDF $\leftarrow 0$ TO, PDF Pre-clear Watchdog Timer The TO, PDF flags and the WDT are all cleared. Note that this instruction works in conjunction with CLR WDT1 and must be executed alternately with CLR WDT1 to have effect. Repetitively executing this instruction without alternately executing CLR WDT1 will have no effect. WDT cleared $TO \leftarrow 0$
Description Operation Affected flag(s) CLR WDT2 Description	The TO, PDF flags and the WDT are all cleared. Note that this instruction works in conjunction with CLR WDT2 and must be executed alternately with CLR WDT2 to have effect. Repetitively executing this instruction without alternately executing CLR WDT2 will have no effect. WDT cleared $TO \leftarrow 0$ PDF $\leftarrow 0$ TO, PDF Pre-clear Watchdog Timer The TO, PDF flags and the WDT are all cleared. Note that this instruction works in conjunction with CLR WDT1 and must be executed alternately with CLR WDT1 to have effect. Repetitively executing this instruction without alternately executing CLR WDT1 will have no effect. WDT cleared
Description Operation Affected flag(s) CLR WDT2 Description Operation Affected flag(s)	The TO, PDF flags and the WDT are all cleared. Note that this instruction works in conjunction with CLR WDT2 and must be executed alternately with CLR WDT2 to have effect. Repetitively executing this instruction without alternately executing CLR WDT2 will have no effect. WDT cleared $TO \leftarrow 0$ PDF $\leftarrow 0$ TO, PDF Pre-clear Watchdog Timer The TO, PDF flags and the WDT are all cleared. Note that this instruction works in conjunction with CLR WDT1 and must be executed alternately with CLR WDT1 to have effect. Repetitively executing this instruction without alternately executing CLR WDT1 will have no effect. WDT cleared $TO \leftarrow 0$ PDF $\leftarrow 0$ TO, PDF
Description Operation Affected flag(s) CLR WDT2 Description Operation	The TO, PDF flags and the WDT are all cleared. Note that this instruction works in conjunction with CLR WDT2 and must be executed alternately with CLR WDT2 to have effect. Repetitively executing this instruction without alternately executing CLR WDT2 will have no effect. WDT cleared $TO \leftarrow 0$ PDF $\leftarrow 0$ TO, PDF Pre-clear Watchdog Timer The TO, PDF flags and the WDT are all cleared. Note that this instruction works in conjunction with CLR WDT1 and must be executed alternately with CLR WDT1 to have effect. Repetitively executing this instruction without alternately executing CLR WDT1 will have no effect. WDT cleared $TO \leftarrow 0$ PDF $\leftarrow 0$
Description Operation Affected flag(s) CLR WDT2 Description Operation Affected flag(s) CPL [m]	The TO, PDF flags and the WDT are all cleared. Note that this instruction works in conjunction with CLR WDT2 and must be executed alternately with CLR WDT2 to have effect. Repetitively executing this instruction without alternately executing CLR WDT2 will have no effect. WDT cleared $TO \leftarrow 0$ PDF $\leftarrow 0$ TO, PDF Pre-clear Watchdog Timer The TO, PDF flags and the WDT are all cleared. Note that this instruction works in conjunction with CLR WDT1 and must be executed alternately with CLR WDT1 to have effect. Repetitively executing this instruction without alternately executing CLR WDT1 will have no effect. WDT cleared $TO \leftarrow 0$ PDF $\leftarrow 0$ TO, PDF Complement Data Memory Each bit of the specified Data Memory is logically complemented (1's complement). Bits which
Description Operation Affected flag(s) CLR WDT2 Description Operation Affected flag(s) CPL [m] Description	The TO, PDF flags and the WDT are all cleared. Note that this instruction works in conjunction with CLR WDT2 and must be executed alternately with CLR WDT2 to have effect. Repetitively executing this instruction without alternately executing CLR WDT2 will have no effect. WDT cleared $TO \leftarrow 0$ PDF $\leftarrow 0$ TO, PDF Pre-clear Watchdog Timer The TO, PDF flags and the WDT are all cleared. Note that this instruction works in conjunction with CLR WDT1 and must be executed alternately with CLR WDT1 to have effect. Repetitively executing this instruction without alternately executing CLR WDT1 will have no effect. WDT cleared $TO \leftarrow 0$ PDF $\leftarrow 0$ PDF $\leftarrow 0$ TO, PDF



CPLA [m]	Complement Data Memory with result in ACC
Description	Each bit of the specified Data Memory is logically complemented (1's complement). Bits which previously contained a 1 are changed to 0 and vice versa. The complemented result is stored in the Accumulator and the contents of the Data Memory remain unchanged.
Operation	$ACC \leftarrow [m]$
Affected flag(s)	Z
DAA [m]	Decimal-Adjust ACC for addition with result in Data Memory
Description	Convert the contents of the Accumulator value to a BCD (Binary Coded Decimal) value resulting from the previous addition of two BCD variables. If the low nibble is greater than 9 or if AC flag is set, then a value of 6 will be added to the low nibble. Otherwise the low nibble remains unchanged. If the high nibble is greater than 9 or if the C flag is set, then a value of 6 will be added to the high nibble. Essentially, the decimal conversion is performed by adding 00H, 06H, 60H or 66H depending on the Accumulator and flag conditions. Only the C flag may be affected by this instruction which indicates that if the original BCD sum is greater than 100, it allows multiple precision decimal addition.
Operation	$[m] \leftarrow ACC + 00H \text{ or} [m] \leftarrow ACC + 06H \text{ or} [m] \leftarrow ACC + 60H \text{ or} [m] \leftarrow ACC + 66H$
Affected flag(s)	C
DEC [m]	Decrement Data Memory
Description	Data in the specified Data Memory is decremented by 1.
Operation	$[m] \leftarrow [m] - 1$
Affected flag(s)	Z
DECA [m]	Decrement Data Memory with result in ACC
DECA [m] Description	Decrement Data Memory with result in ACC Data in the specified Data Memory is decremented by 1. The result is stored in the Accumulator. The contents of the Data Memory remain unchanged.
	Data in the specified Data Memory is decremented by 1. The result is stored in the
Description	Data in the specified Data Memory is decremented by 1. The result is stored in the Accumulator. The contents of the Data Memory remain unchanged.
Description Operation	Data in the specified Data Memory is decremented by 1. The result is stored in the Accumulator. The contents of the Data Memory remain unchanged. ACC \leftarrow [m] – 1
Description Operation Affected flag(s)	Data in the specified Data Memory is decremented by 1. The result is stored in the Accumulator. The contents of the Data Memory remain unchanged. ACC \leftarrow [m] – 1 Z
Description Operation Affected flag(s) HALT	Data in the specified Data Memory is decremented by 1. The result is stored in the Accumulator. The contents of the Data Memory remain unchanged. ACC \leftarrow [m] – 1 Z Enter power down mode This instruction stops the program execution and turns off the system clock. The contents of the Data Memory and registers are retained. The WDT and prescaler are cleared. The power
Description Operation Affected flag(s) HALT Description	Data in the specified Data Memory is decremented by 1. The result is stored in the Accumulator. The contents of the Data Memory remain unchanged. $ACC \leftarrow [m] - 1$ Z Enter power down mode This instruction stops the program execution and turns off the system clock. The contents of the Data Memory and registers are retained. The WDT and prescaler are cleared. The power down flag PDF is set and the WDT time-out flag TO is cleared. $TO \leftarrow 0$
Description Operation Affected flag(s) HALT Description Operation	Data in the specified Data Memory is decremented by 1. The result is stored in the Accumulator. The contents of the Data Memory remain unchanged. $ACC \leftarrow [m] - 1$ Z Enter power down mode This instruction stops the program execution and turns off the system clock. The contents of the Data Memory and registers are retained. The WDT and prescaler are cleared. The power down flag PDF is set and the WDT time-out flag TO is cleared. $TO \leftarrow 0$ $PDF \leftarrow 1$
Description Operation Affected flag(s) HALT Description Operation Affected flag(s)	Data in the specified Data Memory is decremented by 1. The result is stored in the Accumulator. The contents of the Data Memory remain unchanged. ACC $\leftarrow [m] - 1$ Z Enter power down mode This instruction stops the program execution and turns off the system clock. The contents of the Data Memory and registers are retained. The WDT and prescaler are cleared. The power down flag PDF is set and the WDT time-out flag TO is cleared. TO $\leftarrow 0$ PDF $\leftarrow 1$ TO, PDF
Description Operation Affected flag(s) HALT Description Operation Affected flag(s) INC [m]	Data in the specified Data Memory is decremented by 1. The result is stored in the Accumulator. The contents of the Data Memory remain unchanged. ACC $\leftarrow [m] - 1$ Z Enter power down mode This instruction stops the program execution and turns off the system clock. The contents of the Data Memory and registers are retained. The WDT and prescaler are cleared. The power down flag PDF is set and the WDT time-out flag TO is cleared. TO $\leftarrow 0$ PDF $\leftarrow 1$ TO, PDF Increment Data Memory
Description Operation Affected flag(s) HALT Description Operation Affected flag(s) INC [m] Description	Data in the specified Data Memory is decremented by 1. The result is stored in the Accumulator. The contents of the Data Memory remain unchanged. ACC $\leftarrow [m] - 1$ Z Enter power down mode This instruction stops the program execution and turns off the system clock. The contents of the Data Memory and registers are retained. The WDT and prescaler are cleared. The power down flag PDF is set and the WDT time-out flag TO is cleared. TO $\leftarrow 0$ PDF $\leftarrow 1$ TO, PDF Increment Data Memory Data in the specified Data Memory is incremented by 1.
Description Operation Affected flag(s) HALT Description Operation Affected flag(s) INC [m] Description Operation Affected flag(s)	Data in the specified Data Memory is decremented by 1. The result is stored in the Accumulator. The contents of the Data Memory remain unchanged. $ACC \leftarrow [m] - 1$ Z Enter power down mode This instruction stops the program execution and turns off the system clock. The contents of the Data Memory and registers are retained. The WDT and prescaler are cleared. The power down flag PDF is set and the WDT time-out flag TO is cleared. $TO \leftarrow 0$ $PDF \leftarrow 1$ TO, PDF Increment Data Memory Data in the specified Data Memory is incremented by 1. $[m] \leftarrow [m] + 1$ Z
Description Operation Affected flag(s) HALT Description Operation Affected flag(s) INC [m] Description Operation	Data in the specified Data Memory is decremented by 1. The result is stored in the Accumulator. The contents of the Data Memory remain unchanged. ACC $\leftarrow [m] - 1$ Z Enter power down mode This instruction stops the program execution and turns off the system clock. The contents of the Data Memory and registers are retained. The WDT and prescaler are cleared. The power down flag PDF is set and the WDT time-out flag TO is cleared. TO $\leftarrow 0$ PDF $\leftarrow 1$ TO, PDF Increment Data Memory Data in the specified Data Memory is incremented by 1. $[m] \leftarrow [m] + 1$
Description Operation Affected flag(s) HALT Description Operation Affected flag(s) INC [m] Description Operation Affected flag(s)	Data in the specified Data Memory is decremented by 1. The result is stored in the Accumulator. The contents of the Data Memory remain unchanged. ACC $\leftarrow [m] - 1$ Z Enter power down mode This instruction stops the program execution and turns off the system clock. The contents of the Data Memory and registers are retained. The WDT and prescaler are cleared. The power down flag PDF is set and the WDT time-out flag TO is cleared. TO $\leftarrow 0$ PDF $\leftarrow 1$ TO, PDF Increment Data Memory Data in the specified Data Memory is incremented by 1. $[m] \leftarrow [m] + 1$ Z Increment Data Memory with result in ACC Data in the specified Data Memory is incremented by 1. The result is stored in the Accumulator.
Description Operation Affected flag(s) HALT Description Operation Affected flag(s) INC [m] Description Operation Affected flag(s) INCA [m] Description	Data in the specified Data Memory is decremented by 1. The result is stored in the Accumulator. The contents of the Data Memory remain unchanged. ACC $\leftarrow [m] - 1$ Z Enter power down mode This instruction stops the program execution and turns off the system clock. The contents of the Data Memory and registers are retained. The WDT and prescaler are cleared. The power down flag PDF is set and the WDT time-out flag TO is cleared. TO $\leftarrow 0$ PDF $\leftarrow -1$ TO, PDF Increment Data Memory Data in the specified Data Memory is incremented by 1. $[m] \leftarrow [m] + 1$ Z Increment Data Memory with result in ACC Data in the specified Data Memory is incremented by 1. The result is stored in the Accumulator. The contents of the Data Memory remain unchanged.



JMP addr	Jump unconditionally
Description	The contents of the Program Counter are replaced with the specified address. Program execution then continues from this new address. As this requires the insertion of a dummy instruction while the new address is loaded, it is a two cycle instruction.
Operation	Program Counter ← addr
Affected flag(s)	None
MOV A,[m]	Move Data Memory to ACC
Description	The contents of the specified Data Memory are copied to the Accumulator.
Operation	$ACC \leftarrow [m]$
Affected flag(s)	None
MOV A,x	Move immediate data to ACC
Description	The immediate data specified is loaded into the Accumulator.
Operation	$ACC \leftarrow x$
Affected flag(s)	None
MOV [m],A	Move ACC to Data Memory
Description	The contents of the Accumulator are copied to the specified Data Memory.
Operation	$[m] \leftarrow ACC$
Affected flag(s)	None
NOP	No operation
Description	No operation is performed. Execution continues with the next instruction.
Operation	No operation
Affected flag(s)	None
OR A,[m]	Logical OR Data Memory to ACC
Description	Data in the Accumulator and the specified Data Memory perform a bitwise logical OR operation. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC "OR" [m]$
Affected flag(s)	Z
OR A,x	Logical OR immediate data to ACC
Description	Data in the Accumulator and the specified immediate data perform a bitwise logical OR operation. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC "OR" x$
Affected flag(s)	Z
ORM A,[m]	Logical OR ACC to Data Memory
Description	Data in the specified Data Memory and the Accumulator perform a bitwise logical OR operation. The result is stored in the Data Memory.
Operation	$[m] \leftarrow ACC "OR" [m]$
Affected flag(s)	Z
RET	Return from subroutine
Description	The Program Counter is restored from the stack. Program execution continues at the restored address.
Operation	Program Counter ← Stack
Affected flag(s)	None



RET A,x	Return from subroutine and load immediate data to ACC
Description	The Program Counter is restored from the stack and the Accumulator loaded with the specified immediate data. Program execution continues at the restored address.
Operation	Program Counter \leftarrow Stack ACC \leftarrow x
Affected flag(s)	None
RETI	Return from interrupt
Description	The Program Counter is restored from the stack and the interrupts are re-enabled by setting the EMI bit. EMI is the master interrupt global enable bit. If an interrupt was pending when the RETI instruction is executed, the pending Interrupt routine will be processed before returning to the main program.
Operation	Program Counter \leftarrow Stack EMI $\leftarrow 1$
Affected flag(s)	None
RL [m]	Rotate Data Memory left
Description	The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0.
Operation	$[m].(i+1) \leftarrow [m].i; (i=0\sim6)$ $[m].0 \leftarrow [m].7$
Affected flag(s)	None
RLA [m]	Rotate Data Memory left with result in ACC
Description	The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0. The rotated result is stored in the Accumulator and the contents of the Data Memory remain unchanged.
Operation	$ACC.(i+1) \leftarrow [m].i; (i=0~6)$ $ACC.0 \leftarrow [m].7$
Affected flag(s)	None
RLC [m]	Rotate Data Memory left through Carry
Description	The contents of the specified Data Memory and the carry flag are rotated left by 1 bit. Bit 7 replaces the Carry bit and the original carry flag is rotated into bit 0.
Operation	$[m].(i+1) \leftarrow [m].i; (i=0\sim6)$ $[m].0 \leftarrow C$ $C \leftarrow [m].7$
Affected flag(s)	C
RLCA [m]	Rotate Data Memory left through Carry with result in ACC
Description	Data in the specified Data Memory and the carry flag are rotated left by 1 bit. Bit 7 replaces the Carry bit and the original carry flag is rotated into the bit 0. The rotated result is stored in the Accumulator and the contents of the Data Memory remain unchanged.
Operation	ACC.(i+1) \leftarrow [m].i; (i=0~6) ACC.0 \leftarrow C C \leftarrow [m].7
Affected flag(s)	C
RR [m]	Rotate Data Memory right
Description	The contents of the specified Data Memory are rotated right by 1 bit with bit 0 rotated into bit 7.
Operation	$[m].i \leftarrow [m].(i+1); (i=0\sim6)$ $[m].7 \leftarrow [m].0$
Affected flag(s)	None



RRA [m] Description	Rotate Data Memory right with result in ACC Data in the specified Data Memory is rotated right by 1 bit with bit 0 rotated into bit 7. The rotated result is stored in the Accumulator and the contents of the Data Memory remain unchanged.
Operation	ACC.i ← [m].(i+1); (i=0~6) ACC.7 ← [m].0
Affected flag(s)	None
RRC [m] Description	Rotate Data Memory right through Carry The contents of the specified Data Memory and the carry flag are rotated right by 1 bit. Bit 0 replaces the Carry bit and the original carry flag is rotated into bit 7.
Operation	$[m].i \leftarrow [m].(i+1); (i=0-6)$ $[m].7 \leftarrow C$ $C \leftarrow [m].0$
Affected flag(s)	C
RRCA [m] Description	Rotate Data Memory right through Carry with result in ACC Data in the specified Data Memory and the carry flag are rotated right by 1 bit. Bit 0 replaces the Carry bit and the original carry flag is rotated into bit 7. The rotated result is stored in the Accumulator and the contents of the Data Memory remain unchanged.
Operation	$ACC.i \leftarrow [m].(i+1); (i=0~6)$ $ACC.7 \leftarrow C$ $C \leftarrow [m].0$
Affected flag(s)	C
SBC A,[m] Description	Subtract Data Memory from ACC with Carry The contents of the specified Data Memory and the complement of the carry flag are subtracted from the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1. ACC \leftarrow ACC – [m] – C
Description Operation Affected flag(s)	The contents of the specified Data Memory and the complement of the carry flag are subtracted from the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1. ACC \leftarrow ACC – [m] – C OV, Z, AC, C
Description Operation	The contents of the specified Data Memory and the complement of the carry flag are subtracted from the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1. $ACC \leftarrow ACC - [m] - C$ OV, Z, AC, C Subtract Data Memory from ACC with Carry and result in Data Memory The contents of the specified Data Memory and the complement of the carry flag are subtracted from the Accumulator. The result is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
Description Operation Affected flag(s) SBCM A,[m]	The contents of the specified Data Memory and the complement of the carry flag are subtracted from the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1. $ACC \leftarrow ACC - [m] - C$ OV, Z, AC, C Subtract Data Memory from ACC with Carry and result in Data Memory The contents of the specified Data Memory and the complement of the carry flag are subtracted from the Accumulator. The result is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is
Description Operation Affected flag(s) SBCM A,[m] Description Operation	The contents of the specified Data Memory and the complement of the carry flag are subtracted from the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1. $ACC \leftarrow ACC - [m] - C$ OV, Z, AC, C Subtract Data Memory from ACC with Carry and result in Data Memory The contents of the specified Data Memory and the complement of the carry flag are subtracted from the Accumulator. The result is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1. $[m] \leftarrow ACC - [m] - C$ OV, Z, AC, C Skip if decrement Data Memory is 0 The contents of the specified Data Memory are first decremented by 1. If the result is 0 the following instruction is fetched, it is a two cycle instruction. If the result is not 0 the program
Description Operation Affected flag(s) SBCM A,[m] Description Operation Affected flag(s) SDZ [m]	The contents of the specified Data Memory and the complement of the carry flag are subtracted from the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1. $ACC \leftarrow ACC - [m] - C$ OV, Z, AC, C Subtract Data Memory from ACC with Carry and result in Data Memory The contents of the specified Data Memory and the complement of the carry flag are subtracted from the Accumulator. The result is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1. $[m] \leftarrow ACC - [m] - C$ OV, Z, AC, C Skip if decrement Data Memory is 0 The contents of the specified Data Memory are first decremented by 1. If the result is 0 the following instruction is skipped. As this requires the insertion of a dummy instruction while



SDZA [m]	Skip if decrement Data Memory is zero with result in ACC
Description	The contents of the specified Data Memory are first decremented by 1. If the result is 0, the following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0, the program proceeds with the following instruction.
Operation	$ACC \leftarrow [m] - 1$ Skip if $ACC=0$
Affected flag(s)	None
SET [m]	Set Data Memory
Description	Each bit of the specified Data Memory is set to 1.
Operation	[m] ← FFH
Affected flag(s)	None
SET [m].i	Set bit of Data Memory
Description	Bit i of the specified Data Memory is set to 1.
Operation	[m].i ← 1
Affected flag(s)	None
SIZ [m]	Skip if increment Data Memory is 0
Description	The contents of the specified Data Memory are first incremented by 1. If the result is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds with the following instruction.
Operation	$[m] \leftarrow [m] + 1$ Skip if $[m]=0$
Affected flag(s)	None
SIZA [m]	Skip if increment Data Memory is zero with result in ACC
Description	The contents of the specified Data Memory are first incremented by 1. If the result is 0, the following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds with the following instruction.
Operation	$ACC \leftarrow [m] + 1$ Skip if $ACC=0$
Affected flag(s)	None
SNZ [m].i	Skip if bit i of Data Memory is not 0
Description	If bit i of the specified Data Memory is not 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is 0 the program proceeds with the following instruction.
Operation	Skip if $[m].i \neq 0$
Affected flag(s)	None
SUB A,[m]	Subtract Data Memory from ACC
Description	The specified Data Memory is subtracted from the contents of the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
Operation	$ACC \leftarrow ACC - [m]$
Affected flag(s)	OV, Z, AC, C



SUBM A,[m]	Subtract Data Memory from ACC with result in Data Memory		
Description	The specified Data Memory is subtracted from the contents of the Accumulator. The result is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.		
Operation	$[m] \leftarrow ACC - [m]$		
Affected flag(s)	OV, Z, AC, C		
SUB A,x	Subtract immediate data from ACC		
Description	The immediate data specified by the code is subtracted from the contents of the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.		
Operation	$ACC \leftarrow ACC - x$		
Affected flag(s)	OV, Z, AC, C		
SWAP [m]	Swap nibbles of Data Memory		
Description	The low-order and high-order nibbles of the specified Data Memory are interchanged.		
Operation	$[m].3 \sim [m].0 \leftrightarrow [m].7 \sim [m].4$		
Affected flag(s)	None		
SWAPA [m]	Swap nibbles of Data Memory with result in ACC		
Description	The low-order and high-order nibbles of the specified Data Memory are interchanged. The result is stored in the Accumulator. The contents of the Data Memory remain unchanged.		
Operation	ACC.3~ACC.0 \leftarrow [m].7~[m].4 ACC.7~ACC.4 \leftarrow [m].3~[m].0		
Affected flag(s)	None		
SZ [m]	Skip if Data Memory is 0		
Description	If the contents of the specified Data Memory is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds with the following instruction.		
Operation	Skip if [m]=0		
Affected flag(s)	None		
SZA [m]	Skip if Data Memory is 0 with data movement to ACC		
Description	The contents of the specified Data Memory are copied to the Accumulator. If the value is zero, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds with the following instruction.		
Operation	$ACC \leftarrow [m]$ Skip if $[m]=0$		
Affected flag(s)	None		
SZ [m].i	Skip if bit i of Data Memory is 0		
Description	If bit i of the specified Data Memory is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0, the program proceeds with the following instruction.		
Operation	Skip if [m].i=0		
Affected flag(s)	None		



TABRD [m] Description	Read table (specific page) to TBLH and Data Memory The low byte of the program code (specific page) addressed by the table pointer pair (TBHP and TBLP) is moved to the specified Data Memory and the high byte moved to TBLH.
Operation	[m] ← program code (low byte) TBLH ← program code (high byte)
Affected flag(s)	None
TABRDC [m]	Read table (current page) to TBLH and Data Memory
Description	The low byte of the program code (current page) addressed by the table pointer (TBLP) is moved to the specified Data Memory and the high byte moved to TBLH.
Operation	[m] ← program code (low byte) TBLH ← program code (high byte)
Affected flag(s)	None
TABRDL [m]	Read table (last page) to TBLH and Data Memory
Description	The low byte of the program code (last page) addressed by the table pointer (TBLP) is moved to the specified Data Memory and the high byte moved to TBLH.
Operation	[m] ← program code (low byte) TBLH ← program code (high byte)
Affected flag(s)	None
XOR A,[m]	Logical XOR Data Memory to ACC
Description	Data in the Accumulator and the specified Data Memory perform a bitwise logical XOR operation. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC "XOR" [m]$
Affected flag(s)	Z
XORM A,[m]	Logical XOR ACC to Data Memory
Description	Data in the specified Data Memory and the Accumulator perform a bitwise logical XOR operation. The result is stored in the Data Memory.
Operation	$[m] \leftarrow ACC "XOR" [m]$
Affected flag(s)	Z
XOR A,x	Logical XOR immediate data to ACC
Description	Data in the Accumulator and the specified immediate data perform a bitwise logical XOR operation. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC "XOR" x$
Affected flag(s)	Z




Package Information

Note that the package information provided here is for consultation purposes only. As this information may be updated at regular intervals users are reminded to consult the <u>Holtek website</u> for the latest version of the <u>Package/Carton Information</u>.

Additional supplementary information with regard to packaging is listed below. Click on the relevant section to be transferred to the relevant website page.

- Package Information (include Outline Dimensions, Product Tape and Reel Specifications)
- The Operation Instruction of Packing Materials
- Carton information

8-pin SOP (150mil) Outline Dimensions (Exposed Pad)











Symbol	Dimensions in inch		
Symbol	Min.	Nom.	Max.
A	_	0.236 BSC	—
В	—	0.154 BSC	—
С	0.012	—	0.020
C'	_	0.193 BSC	—
D	—	—	0.069
D1	0.059	—	—
E	—	0.050 BSC	—
E2	0.039	—	—
F	0.000	—	0.006
G	0.016	—	0.050
Н	0.004	—	0.010
α	0°	_	8°

Symbol	Dimensions in mm		
Symbol	Min.	Nom.	Max.
A	_	6.0 BSC	_
В	—	3.9 BSC	_
С	0.31	—	0.51
C'	—	4.9 BSC	—
D	—	—	1.75
D1	1.50	—	_
E	—	1.27 BSC	—
E2	1.00	—	_
F	0.00	—	0.15
G	0.40	_	1.27
Н	0.10	—	0.25
α	0°	_	8°



16-pin NSOP (150mil) Outline Dimensions







Symbol	Dimensions in inch		
Symbol	Min.	Nom.	Max.
A	—	0.236 BSC	—
В	—	0.154 BSC	—
С	0.012	—	0.020
C'	_	0.390 BSC	—
D	_	—	0.069
E	_	0.050 BSC	—
F	0.004	—	0.010
G	0.016	—	0.050
Н	0.004	—	0.010
α	0°	—	8°

Symbol	Dimensions in mm		
Symbol	Min.	Nom.	Max.
A	_	6.000 BSC	—
В	_	3.900 BSC	—
С	0.31	—	0.51
C'	—	9.900 BSC	—
D	—	—	1.75
E	—	1.270 BSC	—
F	0.10	—	0.25
G	0.40	—	1.27
Н	0.10	—	0.25
α	0°	_	8°



Copyright[©] 2017 by HOLTEK SEMICONDUCTOR INC.

The information appearing in this Data Sheet is believed to be accurate at the time of publication. However, Holtek assumes no responsibility arising from the use of the specifications described. The applications mentioned herein are used solely for the purpose of illustration and Holtek makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise. Holtek's products are not authorized for use as critical components in life support devices or systems. Holtek reserves the right to alter its products without prior notification. For the most up-to-date information, please visit our web site at http://www.holtek.com.tw.