

# **Power Bank Flash MCU**

# HT45F4N/HT45FH4N

Revision: V1.30 Date: December 14, 2016

www.holtek.com



# **Table of Contents**

| Features   |   |
|--|---|
| CPU Features Peripheral Features   |   |
| General Description  |   |
| Selection Table  |   |
|  |   |
| Block Diagram  |   |
| Pin Assignment   |   |
| Pin Descriptions   |   |
| Absolute Maximum Ratings   |   |
| D.C. Characteristics   |   |
| A.C. Characteristics   |   |
| SCOM Electrical Characteristics  | 20  |
| LVD & LVR Electrical Characteristics   |   |
| A/D Converter Electrical Characteristics   | 21  |
| Over Current Circuit Electrical Characteristics  | 21  |
| Over/Under Voltage Circuit Electrical Characteristics  | 22  |
| USB Charge/Discharge Detection Electrical Characteristics  |   |
| LDO Regulator Electrical Characteristics   | 23  |
|  |   |
| Level Converter Electrical Characteristics   | 23  |
| Level Converter Electrical Characteristics  Power on Reset Electrical Characteristics  |   |
| Power on Reset Electrical Characteristics  | 23  |
|  | 23<br>24                                  |
| Power on Reset Electrical Characteristics  System Architecture  Clocking and Pipelining  Program Counter   | <b>23</b><br><b>24</b><br>24<br>25        |
| Power on Reset Electrical Characteristics  System Architecture  Clocking and Pipelining  Program Counter  Stack  | 23<br>24<br>24<br>25<br>26                |
| Power on Reset Electrical Characteristics  System Architecture  Clocking and Pipelining  Program Counter.  Stack  Arithmetic and Logic Unit – ALU  | 23<br>24<br>25<br>26<br>26                |
| Power on Reset Electrical Characteristics  System Architecture  Clocking and Pipelining  Program Counter  Stack  Arithmetic and Logic Unit – ALU  Flash Program Memory   | 23<br>24<br>25<br>26<br>26                |
| Power on Reset Electrical Characteristics  System Architecture  Clocking and Pipelining  Program Counter  Stack  Arithmetic and Logic Unit – ALU  Flash Program Memory  Structure  | 23<br>24<br>25<br>26<br>26<br>27          |
| Power on Reset Electrical Characteristics  System Architecture  Clocking and Pipelining  Program Counter.  Stack  Arithmetic and Logic Unit – ALU  Flash Program Memory  Structure  Special Vectors  | 23 24 25 26 26 27                         |
| Power on Reset Electrical Characteristics  System Architecture  Clocking and Pipelining  Program Counter  Stack  Arithmetic and Logic Unit – ALU  Flash Program Memory  Structure  | 23 24 25 26 26 27 27 27 28                |
| Power on Reset Electrical Characteristics  System Architecture  Clocking and Pipelining  Program Counter.  Stack  Arithmetic and Logic Unit – ALU  Flash Program Memory  Structure.  Special Vectors  Look-up Table  Table Program Example  In Circuit Programming   | 23 24 25 26 26 27 27 27 28 28 29          |
| Power on Reset Electrical Characteristics  System Architecture  Clocking and Pipelining  Program Counter  Stack  Arithmetic and Logic Unit – ALU  Flash Program Memory  Structure  Special Vectors  Look-up Table  Table Program Example   | 23 24 25 26 26 27 27 27 28 28 29          |
| Power on Reset Electrical Characteristics  System Architecture  Clocking and Pipelining  Program Counter.  Stack  Arithmetic and Logic Unit – ALU  Flash Program Memory  Structure.  Special Vectors  Look-up Table.  Table Program Example.  In Circuit Programming  On-Chip Debug Support – OCDS  RAM Data Memory  | 23 24 25 26 26 27 27 28 28 29 30 31       |
| Power on Reset Electrical Characteristics  System Architecture  Clocking and Pipelining Program Counter Stack  Arithmetic and Logic Unit – ALU  Flash Program Memory Structure Special Vectors Look-up Table Table Program Example In Circuit Programming. On-Chip Debug Support – OCDS.  RAM Data Memory. Structure System Architecture Structure Structure Structure Structure Structure System Architecture Structure | 23 24 25 26 26 27 27 28 28 29 30 31       |
| Power on Reset Electrical Characteristics  System Architecture  Clocking and Pipelining.  Program Counter.  Stack  Arithmetic and Logic Unit – ALU  Flash Program Memory  Structure.  Special Vectors  Look-up Table.  Table Program Example.  In Circuit Programming.  On-Chip Debug Support – OCDS  RAM Data Memory  Structure.  Special Function Register Description   | 23 24 25 26 27 27 27 28 29 30 31 33       |
| Power on Reset Electrical Characteristics  System Architecture  Clocking and Pipelining Program Counter.  Stack Arithmetic and Logic Unit – ALU  Flash Program Memory Structure.  Special Vectors Look-up Table.  Table Program Example. In Circuit Programming On-Chip Debug Support – OCDS  RAM Data Memory Structure.  Special Function Register Description Indirect Addressing Registers – IAR0, IAR1   | 23 24 25 26 27 27 27 28 28 29 30 31 33 33 |
| Power on Reset Electrical Characteristics  System Architecture  Clocking and Pipelining.  Program Counter.  Stack  Arithmetic and Logic Unit – ALU  Flash Program Memory  Structure.  Special Vectors  Look-up Table.  Table Program Example.  In Circuit Programming.  On-Chip Debug Support – OCDS  RAM Data Memory  Structure.  Special Function Register Description   | 23 24 25 26 27 27 27 28 28 30 31 33 33    |



| Accumulator – ACC                          |    |
|--|----|
| Program Counter Low Register – PCL         | 34 |
| Look-up Table Registers – TBLP, TBHP, TBLH | 34 |
| Status Register – STATUS                   | 35 |
| EEPROM Data Memory                         | 37 |
| EEPROM Data Memory Structure               |    |
| EEPROM Registers                           | 37 |
| Reading Data from the EEPROM               | 39 |
| Writing Data to the EEPROM                 | 39 |
| Write Protection                           | 39 |
| EEPROM Interrupt                           | 39 |
| Programming Considerations                 | 40 |
| Oscillator                                 | 41 |
| Oscillator Overview                        | 41 |
| System Clock Configurations                |    |
| Internal RC Oscillator – HIRC              |    |
| Internal 32kHz Oscillator – LIRC           | 42 |
| Operating Modes and System Clocks          | 42 |
| System Clocks                              | 42 |
| System Operation Modes                     | 43 |
| Control Register                           | 45 |
| Operating Mode Switching                   |    |
| Standby Current Considerations             |    |
| Wake-up                                    | 50 |
| Watchdog Timer                             | 51 |
| Watchdog Timer Clock Source                | 51 |
| Watchdog Timer Control Register            |    |
| Watchdog Timer Operation                   | 52 |
| Reset and Initialisation                   | 53 |
| Reset Functions                            | 53 |
| Reset Initial Conditions                   | 56 |
| Input/Output Ports                         | 59 |
| Pull-high Resistors                        | 59 |
| Port A Wake-up                             | 60 |
| I/O Port Control Registers                 | 61 |
| Pin-remapping Functions                    | 62 |
| Pin-remapping Register                     |    |
| I/O Pin Structures                         |    |
| Programming Considerations                 | 65 |
| Timer Modules – TM                         | 66 |
| Introduction                               | 66 |
| TM Operation                               |    |
| TM Clock Source                            | 66 |



| USB0  |     |
|---|-----|
| USB Charge/Discharge Auto Detection                                 |     |
| Over Voltage Protection and Under Voltage Protection  OUVP Register |     |
| Offset Calibration  |     |
| OCP Register  |     |
| Input Voltage Range   |     |
| OCP Circuit Operation   |     |
| OCP Funciton  |     |
| Over Current Protection   | 118 |
| Complementary PWM Output  |     |
| A/D Programming Examples  |     |
| A/D Programming Everynles   |     |
| Programming Considerations  |     |
| Summary of A/D Conversion Steps                                     |     |
| A/D Input Pins  |     |
| A/D Operation   |     |
| A/D Converter Control Registers – ADCR0, ADCR1, ACERL, ACERH        |     |
| A/D Converter Data Registers – ADRL, ADRH                           |     |
| A/D Converter Register Description                                  |     |
| A/D Overview  | 104 |
| Analog to Digital Converter   | 104 |
| Capture Input Mode  | 102 |
| Single Pulse Output Mode  |     |
| PWM Output Mode   | 98  |
| Timer/Counter Mode  | 98  |
| Compare Match Output Mode   |     |
| Periodic Type TM Operating Modes                                    | 95  |
| Periodic Type TM Register Description                               |     |
| Periodic TM Operation   |     |
| Periodic Type TM - PTM  | 90  |
| Capture Input Mode  | 88  |
| Single Pulse Output Mode  | 86  |
| PWM Output Mode   | 83  |
| Timer/Counter Mode  |     |
| Compare Output Mode   |     |
| Standard Type TM Operating Modes                                    |     |
| Standard Type TM Register Description                               |     |
| Standard TM Operation   |     |
| Standard Type TM – STM  | 75  |
| Programming Considerations  | 74  |
| TM Input/Output Pin Control Register                                | 67  |
| TM External Pins  |     |
| TM Interrupts   | 67  |



|     | USB1, USB2                                    |     |
|-----|---|-----|
|     | USB Charge/Discharge Auto Detection Registers | 133 |
| Int | terrupts                                      | 136 |
|     | Interrupt Registers                           | 136 |
|     | Interrupt Operation                           | 143 |
|     | External Interrupt                            | 145 |
|     | UVP Interrupt                                 | 145 |
|     | OVP Interrupt                                 | 145 |
|     | OCP Interrupt                                 | 146 |
|     | Multi-function Interrupt                      | 146 |
|     | A/D Converter Interrupt                       | 146 |
|     | Time Base Interrupts                          | 147 |
|     | EEPROM Interrupt                              | 148 |
|     | LVD Interrupt                                 | 148 |
|     | TM Interrupts                                 | 148 |
|     | Interrupt Wake-up Function                    | 148 |
|     | Programming Considerations                    | 149 |
| Lo  | ow Voltage Detector – LVD                     | 150 |
|     | LVD Register                                  |     |
|     | LVD Operation                                 | 151 |
| SC  | COM Function for LCD                          | 152 |
|     | LCD Operation                                 |     |
|     | LCD Bias Control                              |     |
| Δr  | oplication Circuit                            | 154 |
| _   | struction Set                                 |     |
| III | Introduction                                  |     |
|     | Instruction Timing                            |     |
|     | Moving and Transferring Data                  |     |
|     | Arithmetic Operations                         |     |
|     | Logical and Rotate Operation                  |     |
|     | Branches and Control Transfer                 |     |
|     | Bit Operations                                |     |
|     | Table Read Operations                         |     |
|     | Other Operations                              |     |
|     |   |     |
| Ins | struction Set Summary                         |     |
|     | Table Conventions                             |     |
| Ins | struction Definition                          | 159 |
| Pa  | ckage Information                             | 168 |
|     | 28-nin SSOP (150 mil) Outline Dimensions      | 169 |



### **Features**

#### **CPU Features**

- · Operating Voltage
  - $f_{SYS} = 7.5MHz$ : 2.55V~5.50V
  - $f_{SYS} = 15MHz$ :  $4.50V \sim 5.50V$
- Up to 0.27  $\mu s$  instruction cycle with 15MHz system clock at  $V_{\text{DD}}\!\!=\!\!5V$
- Power down and wake-up functions to reduce power consumption
- Oscillators
  - Internal RC -- HIRC
  - Internal 32kHz -- LIRC
- Multi-mode operation: NORMAL, SLOW, IDLE and SLEEP
- · All instructions executed in one or two instruction cycles
- Table read instructions
- 63 powerful instructions
- · 8-level subroutine nesting
- · Bit manipulation instruction

#### **Peripheral Features**

- Flash Program Memory: 4K×16
- RAM Data Memory: 192×8
- True EEPROM Memory: 64×8
- · Watchdog Timer function
- Up to 26 bidirectional I/O lines
- Software controlled 4-SCOM lines LCD driver with 1/2 bias
- Three pin-shared external interrupts
- One 16-bit STM
- Three 10-bit PTMs
- Two complementary PWM output with dead time control
- Two over current protection (OCP) with interrupt
- One Over/Under voltage protection (OUVP) with interrupt
- USB charge/discharge auto detection function
- Dual Time-Base functions for generation of fixed time interrupt signals
- 14-channel 12-bit resolution A/D converter (external input)
- Low voltage reset function
- · Low voltage detect function
- One integrated LDO: 5V output HT45FH4N only
- 2 level shift output pins HT45FH4N only
- Package: 28-pin SSOP



| Device Features      | HT45FH4N  |  |  |  |
|----------------------|---|--|--|--|
| AX/BX pin at Reset   | Output high   |  |  |  |
| CX/DX pin at Reset   | Output low  |  |  |  |
| Internally Connected | PB4/OUT0L→A, PB3/OUT0H→C  |  |  |  |
| Level Shift          | AX/BX is non-inversion output of input A CX/DX is inversion output of input C |  |  |  |

**Peripheral Features Table** 

# **General Description**

The device is a Flash Memory type 8-bit high performance RISC architecture microcontroller. Offering users the convenience of Flash Memory multi-programming features, this device also includes a wide range of functions and features. Other memory includes an area of RAM Data Memory as well as an area of true EEPROM memory for storage of non-volatile data such as serial numbers, calibration data etc.

Analog features include a multi-channel 12-bit A/D converter, two over current protection functions, an over/under voltage protection function, an USB charge/discharge auto detection function and a LDO regulator. Multiple and extremely flexible Timer Modules provide timing, pulse generation and PWM generation functions. Protective features such as an internal Watchdog Timer, Low Voltage Reset and Low Voltage Detector coupled with excellent noise immunity and ESD protection ensure that reliable operation is maintained in hostile electrical environments.

A full choice of HIRC and LIRC oscillator functions are provided including a fully integrated system oscillator which requires no external components for its implementation. The ability to operate and switch dynamically between a range of operating modes using different clock sources gives users the ability to optimise microcontroller operation and minimize power consumption.

This device contains USB ports which are used to implement the Charge/Discharge Detection function. Also the inclusion of flexible I/O programming features, Time-Base functions along with many other features ensure that the device will find excellent use in USB charge/discharge applications.




# **Selection Table**

Most features are common to all devices and the main features distinguishing them are the I/O pin count and Level Shift output pins. The following table summarises the main features of each device.


| Part No. | V <sub>DD</sub> | Program<br>Memory | Data<br>Memory | Data<br>EEPROM | I/O | Ext.<br>Interrupt | A/D           | Timer<br>Module                    | Stacks | USB | LDO      | Level<br>Shift<br>Output<br>Pins | Package |
|----------|-----------------|-------------------|----------------|----------------|-----|-------------------|---------------|------------------------------------|--------|-----|----------|----------------------------------|---------|
| HT45F4N  | 2.55V~<br>5.5V  | 4K×16             | 192×8          | 64×8           | 26  | 3                 | 12-<br>bit×14 | 16-bit<br>STM×1<br>10-bit<br>PTM×3 | 8      | 3   |          | _                                | 28SSOP  |
| HT45FH4N | 2.55V~<br>5.5V  | 4K×16             | 192×8          | 64×8           | 21  | 3                 | 12-<br>bit×14 | 16-bit<br>STM×1<br>10-bit<br>PTM×3 | 8      | 3   | <b>√</b> | AX/BX<br>———<br>CX/DX            | 28SSOP  |

# **Block Diagram**






# **Pin Assignment**







Note: 1. Bracketed pin names indicate non-default pinout remapping locations.

- 2. If the pin-shared pin functions have multiple outputs simultaneously, its pin names at the right side of the "/" sign can be used for higher priority.
- 3. Both actual MCU and OCDS EV devices have the same package type. The OCDSCK and OCDSDA pins are only available for the OCDS EV device. More details are described in the OCDS section.
- 4. For HT45FH4N device
  - The I/O lines, PB4/OUT0L and PB3/OUT0H, are internally connected to the level shift inputs, A and C respectively.
  - The I/O lines, PB1/[OUT0L]/OUT1L, PB2/[OUT0H]/OUT1H and PD1/AN9/D0- are not connected to the external pins.
  - The pin 25 and pin 26 must be connected together in the application PCB.



# **Pin Descriptions**

With the exception of the power pins and some relevant transformer control pins, all pins on these devices can be referenced by their Port name, e.g. PA0, PA1 etc, which refer to the digital I/O function of the pins. However these Port pins are also shared with other function such as the Analog to Digital Converter, Timer Module pins etc. The function of each pin is listed in the following table, however the details behind how each pin is configured is contained in other sections of the datasheet.

#### HT45F4N

| Pin Name                  | Function | ОРТ            | I/T | O/T  | Description  |
|---------------------------|----------|----------------|-----|------|--|
|                           | PA0      | PAPU<br>PAWU   | ST  | CMOS | General purpose I/O. Register enabled pull-up and wake-up. |
| PA0/TP3_1/AN0             | TP3_1    | TMPC1          | ST  | CMOS | TM3 I/O  |
|                           | AN0      | ADCR0<br>ACERL | AN  | _    | ADC input  |
|                           | PA1      | PAPU<br>PAWU   | ST  | CMOS | General purpose I/O. Register enabled pull-up and wake-up. |
| PA1/DAPWR/AN1/            | DAPWR    | _              | AN  | _    | D/A Converter power input                                  |
| VREF                      | AN1      | ADCR0<br>ACERL | AN  | _    | ADC input  |
|                           | VREF     | ADCR1          | AN  | _    | A/D Converter reference voltage input                      |
|                           | PA2      | PAPU<br>PAWU   | ST  | CMOS | General purpose I/O. Register enabled pull-up and wake-up. |
| PA2/[INT0]/TCK2/          | INT0     | INTEG<br>INTC1 | ST  | _    | External interrupt 0                                       |
| AN2                       | TCK2     | _              | ST  | _    | TM2 clock input  |
|                           | AN2      | ACERL<br>ADCR0 | AN  | _    | ADC input  |
|                           | PA3      | PAPU<br>PAWU   | ST  | CMOS | General purpose I/O. Register enabled pull-up and wake-up. |
| PA3/[INT1]/TCK1/<br>SCOM2 | INT1     | INTEG<br>INTC1 | ST  | _    | External interrupt 1                                       |
|                           | TCK1     | _              | ST  | _    | TM1 clock input  |
|                           | SCOM2    | SCOMC          | _   | SCOM | Software controlled LCD COM                                |
|                           | PA4      | PAPU<br>PAWU   | ST  | CMOS | General purpose I/O. Register enabled pull-up and wake-up. |
| PA4/[INT2]/TP0_1/         | INT2     | INTEG<br>INTC1 | ST  | _    | External interrupt 2                                       |
| [OUT1H]/SCOM1             | TP0_1    | TMPC0          | ST  | CMOS | TM0 I/O  |
|                           | OUT1H    | PRM<br>TMPC1   | _   | CMOS | Complementary PWM1 output                                  |
|                           | SCOM1    | SCOMC          | _   | SCOM | Software controlled LCD COM                                |
|                           | PA5      | PAPU<br>PAWU   | ST  | CMOS | General purpose I/O. Register enabled pull-up and wake-up. |
| PA5/INT0/TCK0/<br>SCOM3   | INT0     | INTEG<br>INTC1 | ST  | _    | External interrupt 0                                       |
|                           | TCK0     |                | ST  | _    | TM0 clock input  |
|                           | SCOM3    | SCOMC          | _   | SCOM | Software controlled LCD COM                                |



| Pin Name                         | Function | ОРТ             | I/T | O/T  | Description  |
|----------------------------------|----------|-----------------|-----|------|--|
|                                  | PA6      | PAPU<br>PAWU    | ST  | CMOS | General purpose I/O. Register enabled pull-up and wake-up. |
|                                  | INT1     | INTEG<br>INTC1  | ST  | _    | External interrupt 1                                       |
| PA6/INT1/TCK3/                   | TCK3     | _               | ST  | _    | TM3 clock input  |
| TP2_1/AN3/                       | TP2_1    | TMPC1           | ST  | CMOS | TM2 I/O  |
| ICPDA/OCDSDA                     | AN3      | ACERL<br>ADCR0  | AN  | _    | ADC input  |
|                                  | ICPDA    | _               | ST  | CMOS | In-circuit programming data/address pin                    |
|                                  | OCDSDA   | _               | ST  | CMOS | On-chip debug support data/address pin, for EV chip only.  |
|                                  | PA7      | PAPU<br>PAWU    | ST  | CMOS | General purpose I/O. Register enabled pull-up and wake-up. |
| PA7/INT2/TP1_1/                  | INT2     | INTEG<br>INTC1  | ST  | _    | External interrupt 2                                       |
| AN4/ICPCK/                       | TP1_1    | TMPC0           | ST  | CMOS | TM1 I/O  |
| OCDSCK                           | AN4      | ACERL<br>ADCR0  | AN  | _    | ADC input  |
|                                  | ICPCK    | _               | ST  | _    | In-circuit programming clock pin                           |
|                                  | OCDSCK   | _               | ST  | _    | On-chip debug support clock pin, for EV chip only.         |
|                                  | PB0      | PBPU            | ST  | CMOS | General purpose I/O. Register enabled pull-up              |
|                                  | TP0_0    | TMPC0           | ST  | CMOS | TM0 I/O  |
| DDO/TDO O/TD4 O/                 | TP1_0    | TMPC0           | ST  | CMOS | TM1 I/O  |
| PB0/TP0_0/TP1_0/<br>TP2_0/TP3_0/ | TP2_0    | TMPC1           | ST  | CMOS | TM2 I/O  |
| [OUT1L]/SCOM0                    | TP3_0    | TMPC1           | ST  | CMOS | TM3 I/O  |
|                                  | OUT1L    | PRM<br>TMPC1    | _   | CMOS | Complementary PWM 1 output                                 |
|                                  | SCOM0    | SCOMC           | _   | SCOM | Software controlled LCD COM                                |
|                                  | PB1      | PBPU            | ST  | CMOS | General purpose I/O. Register enabled pull-up              |
| PB1/[OUT0L]/                     | OUT0L    | PRM<br>TMPC0    | _   | CMOS | Complementary PWM0 output                                  |
|                                  | OUT1L    | PRM<br>TMPC1    | _   | CMOS | Complementary PWM1 output                                  |
|                                  | PB2      | PBPU            | ST  | CMOS | General purpose I/O. Register enabled pull-up.             |
| PB2/[OUT0H]/                     | OUT0H    | PRM<br>TMPC0    | _   | CMOS | Complementary PWM0 output                                  |
|                                  | OUT1H    | PRM<br>TMPC1    | _   | CMOS | Complementary PWM 1 output                                 |
|                                  | PB3      | PBPU            | ST  | CMOS | General purpose I/O. Register enabled pull-up.             |
| PB3/OUT0H                        | OUT0H    | PRM<br>TMPC0    | _   | CMOS | Complementary PWM0 output                                  |
|                                  | PB4      | PBPU            | ST  | CMOS | General purpose I/O. Register enabled pull-up.             |
| PB4/OUT0L                        | OUT0L    | PRM<br>TMPC0    | _   | CMOS | Complementary PWM0 output                                  |
|                                  | PC0      | PCPU            | ST  | CMOS | General purpose I/O. Register enabled pull-up.             |
| PC0/OUVP00/AN5                   | OUVP00   | ACERL<br>OUVPC0 | AN  | _    | Over/under voltage protection input                        |
|                                  | AN5      | ACERL<br>ADCR0  | AN  | _    | ADC input  |



| Pin Name       | Function | ОРТ             | I/T | O/T  | Description                                    |
|----------------|----------|-----------------|-----|------|--|
|                | PC1      | PCPU            | ST  | CMOS | General purpose I/O. Register enabled pull-up. |
| PC1/OUVP01/AN6 | OUVP01   | ACERL<br>OUVPC0 | AN  | _    | Over/under voltage protection input            |
|                | AN6      | ACERL<br>ADCR0  | AN  | _    | ADC input                                      |
| PC2/OUVP02/AN7 | PC2      | PCPU            | ST  | CMOS | General purpose I/O. Register enabled pull-up. |
|                | OUVP02   | ACERL<br>OUVPC0 | AN  | _    | Over/under voltage protection input            |
|                | AN7      | ACERL<br>ADCR0  | AN  | _    | ADC input                                      |
|                | PC3      | PCPU            | ST  | CMOS | General purpose I/O. Register enabled pull-up. |
| PC3/OCP00      | OCP00    | OCPPC<br>OCP0C0 | AN  | _    | Over current protection 0 input                |
|                | PC4      | PCPU            | ST  | CMOS | General purpose I/O. Register enabled pull-up. |
| PC4/OCP01      | OCP01    | OCPPC<br>OCP0C0 | AN  | _    | Over current protection 0 input                |
|                | PC5      | PCPU            | ST  | CMOS | General purpose I/O. Register enabled pull-up. |
| PC5/OCP10      | OCP10    | OCPPC<br>OCP1C0 | AN  | _    | Over current protection 1 input                |
|                | PC6      | PCPU            | ST  | CMOS | General purpose I/O. Register enabled pull-up. |
| PC6/OCP11      | OCP11    | OCPPC<br>OCP1C0 | AN  | _    | Over current protection 1 input                |
|                | PD0      | PDPU            | ST  | CMOS | General purpose I/O. Register enabled pull-up. |
| PD0/AN8/D0+    | AN8      | ACERH<br>ADCR0  | AN  | _    | ADC input                                      |
|                | D0+      | ADUC1           | _   | AN   | USB D0+ 0.6V output pin                        |
|                | PD1      | PDPU            | ST  | CMOS | General purpose I/O. Register enabled pull-up. |
| PD1/AN9/D0-    | AN9      | ACERH<br>ADCR0  | AN  | _    | ADC input                                      |
|                | D0-      | _               | AN  | _    | USB power mode detection input                 |
|                | PD2      | PDPU            | ST  | CMOS | General purpose I/O. Register enabled pull-up. |
| PD2/AN10/D1+   | AN10     | ACERH<br>ADCR0  | AN  | _    | ADC input                                      |
|                | D1+      | ADUC1           | _   | AN   | USB D1+ DAC output pin                         |
|                | PD3      | PDPU            | ST  | CMOS | General purpose I/O. Register enabled pull-up. |
| PD3/AN11/D1-   | AN11     | ACERH<br>ADCR0  | AN  | _    | ADC input                                      |
|                | D1-      | ADUC1           | _   | AN   | USB D1- DAC output pin                         |
|                | PD4      | PDPU            | ST  | CMOS | General purpose I/O. Register enabled pull-up. |
| PD4/AN12/D2+   | AN12     | ACERH<br>ADCR0  | AN  | _    | ADC input                                      |
|                | D2+      | ADUC1           | _   | AN   | USB D2+ DAC output pin                         |
|                | PD5      | PDPU            | ST  | CMOS | General purpose I/O. Register enabled pull-up. |
| PD5/AN13/D2-   | AN13     | ACERH<br>ADCR0  | AN  | _    | ADC input                                      |
|                | D2-      | ADUC1           | _   | AN   | USB D2- DAC output pin                         |
|                | VDD      | _               | PWR | _    | Digital positive power supply                  |
| VDD/AVDD/IOVDD | AVDD     | _               | PWR | _    | ADC positive power supply                      |
|                | IOVDD    | _               | PWR | _    | I/O port positive power supply                 |



| Pin Name       | Function | ОРТ | I/T | O/T | Description                    |
|----------------|----------|-----|-----|-----|--------------------------------|
|                | VSS      | _   | PWR | _   | Digital negitive power supply  |
| VSS/AVSS/IOVSS | AVSS     | _   | PWR | _   | ADC negitive power supply      |
|                | IOVSS    | _   | PWR | _   | I/O port negitive power supply |

#### HT45FH4N

| Pin Name                           | Function | OPT            | I/T  | O/T  | Description  |
|------------------------------------|----------|----------------|------|------|--|
| Pili Name                          | runction | -              | 1/ 1 | 0/1  | •  |
|                                    | PA0      | PAPU<br>PAWU   | ST   | CMOS | General purpose I/O. Register enabled pull-up and wake-up. |
| PA0/TP3_1/AN0                      | TP3_1    | TMPC1          | ST   | CMOS | TM3 I/O  |
|                                    | AN0      | ADCR0<br>ACERL | AN   | _    | ADC input  |
| PA1/DAPWR/AN1/                     | PA1      | PAPU<br>PAWU   | ST   | CMOS | General purpose I/O. Register enabled pull-up and wake-up. |
|                                    | DAPWR    | _              | AN   | _    | D/A Converter power input                                  |
| VREF                               | AN1      | ADCR0<br>ACERL | AN   | _    | ADC input  |
|                                    | VREF     | ADCR1          | AN   | _    | A/D Converter reference voltage input                      |
|                                    | PA2      | PAPU<br>PAWU   | ST   | CMOS | General purpose I/O. Register enabled pull-up and wake-up. |
| PA2/[INT0]/TCK2/<br>AN2            | INT0     | INTEG<br>INTC1 | ST   | _    | External interrupt 0                                       |
| ANZ                                | TCK2     | _              | ST   | _    | TM2 clock input  |
|                                    | AN2      | ACERL<br>ADCR0 | AN   | _    | ADC input  |
|                                    | PA3      | PAPU<br>PAWU   | ST   | CMOS | General purpose I/O. Register enabled pull-up and wake-up. |
| PA3/[INT1]/TCK1/<br>SCOM2          | INT1     | INTEG<br>INTC1 | ST   | _    | External interrupt 1                                       |
|                                    | TCK1     | _              | ST   | _    | TM1 clock input  |
|                                    | SCOM2    | SCOMC          | _    | SCOM | Software controlled LCD COM                                |
|                                    | PA4      | PAPU<br>PAWU   | ST   | CMOS | General purpose I/O. Register enabled pull-up and wake-up. |
|                                    | INT2     | INTEG<br>INTC1 | ST   | _    | External interrupt 2                                       |
| PA4/[INT2]/TP0_1/<br>[OUT1H]/SCOM1 | TP0_1    | TMPC0          | ST   | CMOS | TM0 I/O  |
|                                    | OUT1H    | PRM<br>TMPC1   | _    | CMOS | Complementary PWM1 output                                  |
|                                    | SCOM1    | SCOMC          | _    | SCOM | Software controlled LCD COM                                |
|                                    | PA5      | PAPU<br>PAWU   | ST   | CMOS | General purpose I/O. Register enabled pull-up and wake-up. |
| PA5/INT0/TCK0/<br>SCOM3            | INT0     | INTEG<br>INTC1 | ST   | _    | External interrupt 0                                       |
|                                    | TCK0     |                | ST   | _    | TM0 clock input  |
|                                    | SCOM3    | SCOMC          | _    | SCOM | Software controlled LCD COM                                |



| Pin Name                      | Function | OPT             | I/T | O/T  | Description  |
|-------------------------------|----------|-----------------|-----|------|--|
|                               | PA6      | PAPU<br>PAWU    | ST  | CMOS | General purpose I/O. Register enabled pull-up and wake-up. |
|                               | INT1     | INTEG<br>INTC1  | ST  | _    | External interrupt 1                                       |
| PA6/INT1/TCK3/                | TCK3     | ACERL           | AN  | _    | ADC input  |
| TP2_1/AN3/                    | TP2_1    | TMPC1           | ST  | CMOS | TM2 I/O  |
| ICPDA/<br>OCDSDA              | AN3      | ACERL<br>ADCR0  | AN  | _    | ADC input  |
|                               | ICPDA    | _               | ST  | CMOS | In-circuit programming data/address pin                    |
|                               | OCDSDA   | _               | ST  | CMOS | On-chip debug support data/address pin, for EV chip only.  |
|                               | PA7      | PAPU<br>PAWU    | ST  | CMOS | General purpose I/O. Register enabled pull-up and wake-up. |
| PA7/INT2/TP1 1/               | INT2     | INTEG<br>INTC1  | ST  | _    | External interrupt 2                                       |
| AN4/ICPCK/                    | TP1_1    | TMPC0           | ST  | CMOS | TM1 I/O  |
| OCDSCK                        | AN4      | ACERL<br>ADCR0  | AN  | _    | ADC input  |
|                               | ICPCK    | _               | ST  | _    | In-circuit programming clock pin                           |
|                               | OCDSCK   | _               | ST  | _    | On-chip debug support clock pin, for EV chip only.         |
|                               | PB0      | PBPU            | ST  | CMOS | General purpose I/O. Register enabled pull-up              |
|                               | TP0 0    | TMPC0           | ST  | CMOS | TM0 I/O  |
|                               | TP1_0    | TMPC0           | ST  | CMOS | TM1 I/O  |
| PB0/TP0_0/TP1_0/              | TP2 0    | TMPC1           | ST  | CMOS | TM2 I/O  |
| TP2_0/TP3_0/<br>[OUT1L]/SCOM0 | TP3_0    | TMPC1           | ST  | CMOS | TM3 I/O  |
| [COTTE/COOMC                  | OUT1L    | PRM<br>TMPC1    | _   | CMOS | Complementary PWM 1 output                                 |
|                               | SCOM0    | SCOMC           | _   | SCOM | Software controlled LCD COM                                |
|                               | PC0      | PCPU            | ST  | CMOS | General purpose I/O. Register enabled pull-up.             |
| PC0/OUVP00/AN5                | OUVP00   | ACERL<br>OUVPC0 | AN  | _    | Over/under voltage protection input                        |
|                               | AN5      | ACERL<br>ADCR0  | AN  | _    | ADC input  |
|                               | PC1      | PCPU            | ST  | CMOS | General purpose I/O. Register enabled pull-up.             |
| PC1/OUVP01/AN6                | OUVP01   | ACERL<br>OUVPC0 | AN  | _    | Over/under voltage protection input                        |
|                               | AN6      | ACERL<br>ADCR0  | AN  | _    | ADC input  |
|                               | PC2      | PCPU            | ST  | CMOS | General purpose I/O. Register enabled pull-up.             |
| PC2/OUVP02/AN7                | OUVP02   | ACERL<br>OUVPC0 | AN  | _    | Over/under voltage protection input                        |
|                               | AN7      | ACERL<br>ADCR0  | AN  | _    | ADC input  |
|                               | PC3      | PCPU            | ST  | CMOS | General purpose I/O. Register enabled pull-up.             |
| PC3/OCP00                     | OCP00    | OCPPC<br>OCP0C0 | AN  | _    | Over current protection 0 input                            |
|                               | PC4      | PCPU            | ST  | CMOS | General purpose I/O. Register enabled pull-up.             |
| PC4/OCP01                     | OCP01    | OCPPC<br>OCP0C0 | AN  | _    | Over current protection 0 input                            |



| Pin Name       | Function | ОРТ             | I/T | O/T  | Description  |
|----------------|----------|-----------------|-----|------|--|
|                | PC5      | PCPU            | ST  | CMOS | General purpose I/O. Register enabled pull-up.           |
| PC5/OCP10      | OCP10    | OCPPC<br>OCP1C0 | AN  | _    | Over current protection 1 input                          |
|                | PC6      | PCPU            | ST  | CMOS | General purpose I/O. Register enabled pull-up.           |
| PC6/OCP11      | OCP11    | OCPPC<br>OCP1C0 | AN  | _    | Over current protection 1 input                          |
|                | PD0      | PDPU            | ST  | CMOS | General purpose I/O. Register enabled pull-up.           |
| PD0/AN8/D0+    | AN8      | ACERH<br>ADCR0  | AN  | _    | ADC input  |
|                | D0+      | ADUC1           | _   | AN   | USB D0+ 0.6V output pin                                  |
|                | PD2      | PDPU            | ST  | CMOS | General purpose I/O. Register enabled pull-up.           |
| PD2/AN10/D1+   | AN10     | ACERH<br>ADCR0  | AN  | _    | ADC input  |
|                | D1+      | ADUC1           | _   | AN   | USB D1+ DAC output pin                                   |
|                | PD3      | PDPU            | ST  | CMOS | General purpose I/O. Register enabled pull-up.           |
| PD3/AN11/D1-   | AN11     | ACERH<br>ADCR0  | AN  | _    | ADC input  |
|                | D1-      | ADUC1           | _   | AN   | USB D1- DAC output pin                                   |
|                | PD4      | PDPU            | ST  | CMOS | General purpose I/O. Register enabled pull-up.           |
| PD4/AN12/D2+   | AN12     | ACERH<br>ADCR0  | AN  | _    | ADC input  |
|                | D2+      | ADUC1           | _   | AN   | USB D2+ DAC output pin                                   |
|                | PD5      | PDPU            | ST  | CMOS | General purpose I/O. Register enabled pull-up.           |
| PD5/AN13/D2-   | AN13     | ACERH<br>ADCR0  | AN  | _    | ADC input  |
|                | D2-      | ADUC1           | _   | AN   | USB D2- DAC output pin                                   |
| V5             | V5       | _               |     | PWR  | 5V LDO output  |
| vcc            | VCC      | _               | PWR | _    | LDO power supply and Level shifter output driving supply |
|                | VDD      | _               | PWR | _    | Digital positive power supply                            |
| VDD/AVDD/IOVDD | AVDD     |                 | PWR | _    | ADC positive power supply                                |
|                | IOVDD    |                 | PWR | _    | I/O port positive power supply                           |
|                | VSS      | _               | PWR | _    | Digital negitive power supply                            |
| VSS/AVSS/IOVSS | AVSS     | _               | PWR | _    | ADC negitive power supply                                |
|                | IOVSS    | _               | PWR | _    | I/O port negitive power supply                           |
| AX, BX         | AX, BX   | _               | _   | _    | Level shift outputs of input A                           |
| CX, DX         | CX, DX   | _               |     | _    | Level shift outputs of input C                           |



#### **Internal Connection Description**

| Signal Name  | Function   | OPT  | I/T | O/T  | Pin-shared Mapping |
|--------------|--|------|-----|------|--------------------|
| PB3 ~ PB4    | General purpose input/output. Register enabled pull-up. Internally connected to the level shift inputs respectively. | PBPU | ST  | CMOS | -                  |
| OUT0L, OUT0H | PWM output Internally connected to the level shift inputs A and C  | TMPC | _   | CMOS | PB4, PB3           |
| A, C         | Level shift inputs. Internally connected to PB4/OUT0L and PB3/ OUT0H respectively                                    | _    | _   | _    | _                  |

Note: I/T: Input type; O/T: Output type

OPT: Optional by configuration option (CO) or register option PWR: Power; ST: Schmitt Trigger input CMOS: CMOS output; AN: Analog input pin

SCOM: Software controlled LCD COM

# Level Shift Input/Output Relationship and Reset Condition

| Level Shift Output | Level Sh      | Reset State                  |      |  |  |
|--------------------|---------------|------------------------------|------|--|--|
| Level Shift Output | A input = Low | A input = Low A input = High |      |  |  |
| AX, BX             | Low           | High                         | High |  |  |

| La | evel Shift Output | Level Sh      | Reset State    |             |
|----|-------------------|---------------|----------------|-------------|
| Le | ever Smit Output  | C input = Low | C input = High | Reset State |
|    | CX, DX            | High          | Low            | Low         |

# **Absolute Maximum Ratings**

| Supply Voltage          | $V_{SS}$ -0.3V to $V_{SS}$ +6.0V |
|-------------------------|----------------------------------|
| Input Voltage           | $V_{SS}$ =0.3V to $V_{DD}$ +0.3V |
| Storage Temperature     | 50°C to 150°C                    |
| Operating Temperature   | 40°C to 85°C                     |
| I <sub>OL</sub> Total   | 120mA                            |
| I <sub>OH</sub> Total   | 120mA                            |
| Total Power Dissipation | 500mW                            |

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to these devices. Functional operation of these devices at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect devices reliability.



# **D.C. Characteristics**

Ta = 25°C

|                   |                                   |                 | Test Conditions  |                    |      |   |      |  |
|-------------------|-----------------------------------|-----------------|--|--------------------|------|---|------|--|
| Symbol            | Parameter                         | V <sub>DD</sub> | Conditions   | Min.               | Тур. | Max.  | Unit |  |
|                   | On another Mallana                | ₩ DD            | $f_{SYS} = f_{HIRC}/4 = 7.5MHz$                                      | 2.55               |      | 5.5   |      |  |
|                   | Operating Voltage (HIRC)          | _               | $f_{SYS} = f_{HIRC}/2 = 15MHz$                                       | 4.5                |      |   | -    |  |
| $V_{DD}$          | Operating Voltage<br>(LIRC)       | _               | $f_{SYS} = f_{LIRC} = 32kHz$   | 2.55               | _    | 5.5   | · V  |  |
|                   | (EII(O)                           | 3V              | f <sub>sys</sub> =7.5MHz,  | _                  | 2.4  | 3.6   |      |  |
|                   | Operating Current                 | 5V              | No load, All peripherals off   | _                  | 5.4  |   | mA   |  |
|                   | (HIRC)                            | 4.5V            | f <sub>sys</sub> =15MHz,   | _                  | 5.0  |   |      |  |
| $I_{DD}$          |                                   | 5V              | No load, All peripherals off   | _                  | 6.0  | _   | mA   |  |
|                   | Operating Current                 | 3V              | f <sub>sys</sub> =32kHz,   | _                  | 45   |   |      |  |
|                   | (LIRC)                            | 5V              | No load, All peripherals off   | _                  | 60   |   | μA   |  |
|                   | Standby Current                   | 3V              | No load,   | _                  | 1.9  |   |      |  |
|                   | (IDLE0 Mode)                      | 5V              | All peripherals off  | _                  | 3.1  |   | μA   |  |
|                   |                                   | 3V              | 1 1  | _                  | 1.0  |   |      |  |
| I <sub>STB</sub>  | Standby Current                   | 4.5V            | f <sub>HIRC</sub> =30MHz,  | _                  | 1.6  |   | mA   |  |
| 5                 | (IDLE1 Mode)                      | 5V              | No load, All peripherals off   | _                  | 1.8  |   | mA   |  |
|                   | Standby Current                   | 3V              | No load,   | _                  | 1.8  |   |      |  |
|                   | Standby Current (SLEEP Mode)      | 5V              | All peripherals off  |                    | 2.8  |   | μΑ   |  |
|                   | ,                                 | 5V              |  | 3.5                |      |   | V    |  |
| $V_{IH}$          | Input High Voltage (I/O Ports)    | 37              | _  | 0.8V <sub>DD</sub> |      |   | V    |  |
|                   | ,                                 | 5V              | _  | 0.000              |      |   | V    |  |
| $V_{IL}$          | Input Low Voltage (I/O Ports)     |                 | _  | 0                  |      |   | V    |  |
|                   | Output High Voltage               | 3V              | I <sub>OH</sub> =-2.4mA  | 2.7                |      |   | ,    |  |
|                   | (PA, PB0, PC, PD)                 | 5V              | I <sub>OH</sub> =-6mA  | 4.5                |      | _   | V    |  |
| V <sub>OH</sub>   | Output High Voltage               | 3V              | I <sub>OH</sub> =-16mA   | 2.7                | _    | 5.5<br>5.5<br>5.5<br>3.6<br>8.1<br>7.5<br>9.0<br>65<br>90<br>3.0<br>5.0<br>1.5<br>2.4<br>2.7<br>3.0<br>5.0<br>VDD<br>VDD<br>1.5<br>0.2VDD<br>—<br>—<br>—<br>0.3<br>0.5<br>0.3<br>0.5<br>0.3<br>0.5<br>0.3<br>0.5<br>0.5<br>0.5<br>0.5<br>0.5<br>0.5<br>0.5<br>0.5 |      |  |
|                   | (PB1~PB4)                         | 5V              | I <sub>OH</sub> =-40mA   | 4.5                | _    |   | V    |  |
|                   | Output Low Voltage                | 3V              | I <sub>OL</sub> =6.4mA   | _                  |      | 0.3   |      |  |
|                   | (PA, PB0, PC, PD)                 | 5V              | I <sub>OL</sub> =16mA  | _                  | _    |   | V    |  |
| $V_{OL}$          | Output Low Voltage                | 3V              | I <sub>OL</sub> =16mA  | _                  |      |   |      |  |
|                   | (PB1~PB4)                         | 5V              | I <sub>OL</sub> =40mA  | _                  | _    |   | V    |  |
|                   | I/O Port Source Current           | 3V              | 101.01   | -2.4               | -4.8 | _   |      |  |
|                   | (PA, PB0, PC, PD)                 | 5V              | $V_{OH} = 0.9V_{DD}$   | -6                 | -12  | _   | mA   |  |
| I <sub>OH</sub>   | I/O Port Source Current           | 3V              |  | -16                | -32  |   |      |  |
|                   | (PB1~PB4)                         | 5V              | $V_{OH} = 0.9V_{DD}$   | -40                | -80  |   | mA   |  |
|                   | I/O Port Sink Current             | 3V              |  | 6.4                | 12.8 | _   |      |  |
|                   | (PA, PB0, PC, PD)                 | 5V              | $V_{OL} = 0.1 V_{DD}$  | 16                 | 32   | _   | mA   |  |
| I <sub>OL</sub>   | I/O Port Sink Current             | 3V              |  | 16                 | 32   | _   |      |  |
|                   | (PB1~PB4)                         | 5V              | $V_{OL} = 0.1 V_{DD}$  | 40                 | 80   | _   | mA   |  |
| I <sub>LEAK</sub> | Input Leakage current             | 5V              | V <sub>IN</sub> =V <sub>DD</sub> or V <sub>IN</sub> =V <sub>SS</sub> | _                  | _    | ±1  | μA   |  |
|                   |                                   | 3V              |  | 20                 | 60   |   | ΚΩ   |  |
| $R_{PH}$          | Pull-high Resistance of I/O Ports | 5V              | _  | 10                 | 30   |   | ΚΩ   |  |
| V <sub>DR</sub>   | RAM Data Retention Voltage        | _               | _  | 1.0                | _    | _   | V    |  |
| I <sub>DDP</sub>  | Supply Current During Programming | _               | _  | _                  | _    | 10  | mA   |  |



# A.C. Characteristics

 $Ta = 25^{\circ}C$ 

| Cumala a l        | Downwater   |                 | Test Conditions                         | Min.       | T    | Mary         | Unit               |
|-------------------|---|-----------------|---|------------|------|--------------|--------------------|
| Symbol            | Parameter   | V <sub>DD</sub> | Condition                               | win.       | Тур. | Max.         | Unit               |
|                   |   | 2.55V~5.5V      | f <sub>SYS</sub> = f <sub>HIRC</sub> /4 | _          | _    | 7.5          | MHz                |
| f <sub>SYS</sub>  | System Clock  | 4.5V~5.5V       | f <sub>SYS</sub> = f <sub>HIRC</sub> /2 | _          | _    | 15           | IVIHZ              |
|                   |   | 2.55V~5.5V      | f <sub>SYS</sub> = f <sub>LIRC</sub>    | _          | _    | 32           | kHz                |
|                   |   | 5V              | Ta = 25°C                               | Typ<br>2%  | 30   | Typ.+<br>2%  |                    |
| f <sub>HIRC</sub> | High speed Internal RC oscillator (HIRC)                                | 4.0V~5.5V       | Ta = -10°C to 85°C                      | Typ<br>5%  | 30   | Typ.+<br>5%  | MHz                |
|                   |   | 3.6V~5.5V       | Ta = -40°C to 85°C                      | Typ<br>10% | 30   | Typ.+<br>10% |                    |
|                   |   | 5V              | Ta = 25°C                               | Typ<br>10% | 32   | 10%          |                    |
| f <sub>LIRC</sub> | Low speed Internal RC oscillator (LIRC)                                 | 5V              | Ta = -40°C to 85°C                      | Typ<br>30% | 32   | Typ.+<br>30% | kHz                |
|                   |   | 2.55V~5.5V      | Ta = -40°C to 85°C                      | Typ<br>50% | 32   | Typ.+<br>60% |                    |
| t <sub>INT</sub>  | External Interrupt Minimum Pulse Width                                  | _               | _                                       | 10         | _    | _            | μs                 |
| t <sub>TCK</sub>  | TM TCK Input Pin<br>Minimum Pulse Width                                 | _               | _                                       | 0.3        | _    | _            | μs                 |
| trstd             | System Reset Delay Time<br>(WDT Time-out Hardware<br>Cold Reset )       | _               | _                                       | 8.3        | 16.7 | 33.3         | ms                 |
|                   | System Start-up Timer   | _               | Wake-up from SLEEP mode or IDLE0 mode   | 16         | _    | _            | 1/f <sub>SYS</sub> |
| <b>t</b> sst      | Period (f <sub>SYS</sub> = f <sub>HIRC</sub> /4)                        | _               | Wake-up from IDLE1 mode                 | 2          | _    | _            | 1/f <sub>SYS</sub> |
|                   | System Start-up Timer<br>Period (f <sub>SYS</sub> = f <sub>LIRC</sub> ) | _               | Wake-up from IDLE mode or SLEEP mode    | 2          | _    | _            | 1/f <sub>sys</sub> |
| tsreset           | Minimum Software Reset<br>Width to Reset                                | _               | _                                       | 45         | 90   | 120          | μs                 |
| teerd             | EEPROM Read Time  | _               |   | _          | _    | 4            | tsys               |
| t <sub>EEWR</sub> | EEPROM Write Time   | _               | _                                       | _          | 2    | 4            | ms                 |

Note: To maintain the accuracy of the internal HIRC oscillator frequency, a  $0.1\mu F$  decoupling capacitor should be connected between VDD and VSS and located as close to the device as possible.



# **SCOM Electrical Characteristics**

Ta = 25°C

| Symbol            | Parameter                               |                        | Test Conditions | Min.                 | Tvn                | Max.                 | Unit  |
|-------------------|---|------------------------|-----------------|----------------------|--------------------|----------------------|-------|
|                   | rarameter                               | <b>V</b> <sub>DD</sub> | Conditions      | IVIIII.              | Тур.               | IVIAX.               | UIIIL |
|                   | V <sub>DD</sub> /2 Bias Current for LCD | 3V                     | ISEL [1:0]=00   | 10.5                 | 15.0               | 19.5                 | μΑ    |
| IBIAS             |   | 5V                     | 15EL[1.0]=00    | 17.5                 | 25.0               | 32.5                 | μΑ    |
|                   |   | 3V                     | ISEL[1:0]=01    | 21                   | 30                 | 39                   | μΑ    |
|                   |   | 5V                     |                 | 35                   | 50                 | 65                   | μΑ    |
|                   |   | 3V                     | ISEL[1:0]=10    | 42                   | 60                 | 78                   | μΑ    |
|                   |   | 5V                     |                 | 70                   | 100                | 130                  | μΑ    |
|                   |   | 3V                     | 105114 01 44    | 84                   | 120                | 156                  | μΑ    |
|                   | 3V                                      | 200                    | 260             | μΑ                   |                    |                      |       |
| V <sub>SCOM</sub> |   |                        | No load         | 0.475V <sub>DD</sub> | 0.5V <sub>DD</sub> | 0.525V <sub>DD</sub> | V     |

# **LVD & LVR Electrical Characteristics**

Ta = 25°C

| Cymbal            | Parameter                                   |                 | Test Conditions                        | Min.      | Tyrn | May                               | Unit |  |  |  |  |  |  |  |  |  |     |  |  |
|-------------------|---|-----------------|--|-----------|------|-----------------------------------|------|--|--|--|--|--|--|--|--|--|-----|--|--|
| Symbol            | Parameter                                   | V <sub>DD</sub> | Conditions                             | iviin.    | Тур. | wax.                              | Unit |  |  |  |  |  |  |  |  |  |     |  |  |
| V <sub>LVR</sub>  | Low Voltage Reset Voltage                   | _               | LVR Enable                             | Typ<br>5% | 2.55 | Typ.+<br>5%                       | V    |  |  |  |  |  |  |  |  |  |     |  |  |
|                   |   | _               | LVD Enable,<br>selected voltage = 2.7V |           | 2.7  |                                   |      |  |  |  |  |  |  |  |  |  |     |  |  |
|                   |   | _               | LVD Enable,<br>selected voltage = 3.0V |           |      |                                   |      |  |  |  |  |  |  |  |  |  | 3.0 |  |  |
| V <sub>LVD</sub>  | Low Voltage Detection<br>Voltage            | _               | LVD Enable,<br>selected voltage = 3.3V | Typ<br>5% | 3.3  | Typ.+<br>5%                       | V    |  |  |  |  |  |  |  |  |  |     |  |  |
|                   |   | _               | LVD Enable,<br>selected voltage = 3.6V |           | 3.6  |                                   |      |  |  |  |  |  |  |  |  |  |     |  |  |
|                   |   | _               | LVD Enable,<br>selected voltage = 4.0V |           | 4.0  |                                   |      |  |  |  |  |  |  |  |  |  |     |  |  |
| $V_{BG}$          | Bandgap Reference Voltage                   | _               | _                                      | Typ<br>3% | 1.25 | Typ.+<br>3%                       | ٧    |  |  |  |  |  |  |  |  |  |     |  |  |
| I <sub>BG</sub>   | Additional Current for<br>Bandgap Reference | _               | _                                      | _         | 200  | 300                               | μΑ   |  |  |  |  |  |  |  |  |  |     |  |  |
| I <sub>LVD</sub>  | Additional Current for LVD                  | 3V              |  | _         | 30   | 45                                | μA   |  |  |  |  |  |  |  |  |  |     |  |  |
| ILVD              | Enable                                      | 5V              | _                                      | _         | 60   | Typ.+<br>5%<br>Typ.+<br>3%<br>300 | μΑ   |  |  |  |  |  |  |  |  |  |     |  |  |
| t <sub>BGS</sub>  | V <sub>BG</sub> Turn on Stable Time         | _               | No load                                | _         | _    | 200                               | μs   |  |  |  |  |  |  |  |  |  |     |  |  |
| t <sub>LVR</sub>  | Minimum Low Voltage Width to Reset          | _               | _                                      | 120       | 240  | 480                               | μs   |  |  |  |  |  |  |  |  |  |     |  |  |
| t <sub>LVD</sub>  | Minimum Low Voltage Width to Interrupt      |                 | _                                      | 60        | 120  | 240                               | μs   |  |  |  |  |  |  |  |  |  |     |  |  |
| t <sub>LVDS</sub> | LVDO Stable Time                            | 5V              | Bandgap is Ready,<br>LVD off → on      | _         | _    | 15                                | μs   |  |  |  |  |  |  |  |  |  |     |  |  |



# A/D Converter Electrical Characteristics

 $Ta = 25^{\circ}C$ 

| VADI VREF  IADC  DNL  INL  tADCK | Parameter  |                        | Test Conditions  | Min.    | Tim  | May   | Unit  |
|----------------------------------|--|------------------------|--|---------|------|---|-------|
| Symbol                           | Parameter  | <b>V</b> <sub>DD</sub> | Condition  | IVIIII. | Тур. | IVIAX.  | Unit  |
| $V_{DD}$                         | A/D Converter Operating Voltage                          | _                      | _  | 2.7     | _    | 5.5   | V     |
| V <sub>ADI</sub>                 | A/D Converter Input Voltage                              | _                      | _  | 0       | _    | V <sub>REF</sub>                                    | V     |
| V <sub>REF</sub>                 | A/D Converter Reference Voltage                          | _                      | _  | 2       | _    | $V_{DD}$  | V     |
|                                  | Additional Current for A/D                               | 3V                     | No lood  | _       | 0.90 | 1.35  | A     |
| IADC                             | Converter Enable   | 5V                     | No load  | _       | 1.20 | V <sub>REF</sub> V <sub>DD</sub> 1.35 1.80 ±3 ±4 10 | mA    |
| DNL                              | Differential Non-linearity                               | 5V                     | V <sub>REF</sub> = V <sub>DD</sub> , t <sub>ADCK</sub> = 0.5µs | _       | ±1   | ±3  | LSB   |
| INL                              | Integral Non-linearity                                   | 5V                     | V <sub>REF</sub> = V <sub>DD</sub> , t <sub>ADCK</sub> = 0.5µs | _       | ±2   | ±4  | LSB   |
| t <sub>ADCK</sub>                | A/D Converter Clock Period                               | _                      | _  | 0.5     | _    | 10  | μs    |
| t <sub>ADC</sub>                 | A/D Converter Conversion Time (A/D Sample and Hold Time) | _                      | _  | _       | 16   | _   | tadck |
| t <sub>ADS</sub>                 | A/D Converter Sampling Time                              | _                      | _  | _       | 4    | _   | tadck |
| t <sub>ON2ST</sub>               | A/D Converter On-to-Start Time                           | _                      | _  | 4       | _    | _   | μs    |

# **Over Current Circuit Electrical Characteristics**

Ta = 25°C

| Symbol              | Parameter                               |                        | Test Conditions                                   | Min.    | Tun  | May  | Unit |
|---------------------|---|------------------------|---|---------|------|--|------|
| Symbol              | Parameter                               | <b>V</b> <sub>DD</sub> | Condition   | IVIIII. | Тур. | Max.  500  600  15  4  60  V <sub>DD</sub> -  1.4  15  4  V <sub>DD</sub> -  1.4  ±1 | Unit |
| loce                | Operating Current                       | 3V                     | OCPnM[1:0]= 01B or 10B<br>D/A Converter reference | _       | 300  | 500  |      |
| IOCP                | Operating Current                       | 5V                     | voltage=2.5V                                      | _       | 450  | 600  | μA   |
|                     | Comparator Input Offset Voltage         | 5V                     | Without calibration,<br>CnOF[4:0] =10000B         | -15     | _    | 15   | mV   |
| Vos_cmp             | Comparator input Onset voltage          | 30                     | With calibration                                  | -4      | _    | 4  | mV   |
| V <sub>HYS</sub>    | Hysteresis                              | 5V                     | _   | 20      | 40   | 60   | mV   |
| V <sub>CM_CMP</sub> | Comparator Common Mode<br>Voltage Range | 5V                     | _   | Vss     | _    |  | V    |
| \                   | OPA Input Offset Voltage                | 5V                     | Without calibration,<br>AnOF[5:0]=100000B         | -15     | _    | 15   | mV   |
| V <sub>OS_OPA</sub> | OFA input Offset voltage                | 50                     | With calibration                                  | -4      | _    | 4  | mV   |
| V <sub>CM_OPA</sub> | OPA Common Mode Voltage<br>Range        | 5V                     | _   | -0.4    | _    |  | V    |
| DNL                 | Differential Nonlinearity               | 5V                     | D/A Converter reference voltage=V <sub>DD</sub>   | _       | _    | ±1   | LSB  |
| INL                 | Integral Nonlinearity                   | 5V                     | D/A Converter reference voltage=V <sub>DD</sub>   | _       | _    | ±2   | LSB  |



# **Over/Under Voltage Circuit Electrical Characteristics**

Ta = 25°C

| Symbol           | Parameter                 |                 | Test Conditions                                 | Min.    | Тур. | Max.              | Unit  |
|------------------|---------------------------|-----------------|---|---------|------|-------------------|-------|
| Symbol           | Farameter                 | V <sub>DD</sub> | Condition                                       | IVIIII. | Typ. | IVIAX.            | Oilit |
| 1                | Operating Current         | 3V              | OVPEN=1   | _       | 300  | 500               |       |
| lovp             | Operating Current         | 5V              | OVPEN-1   | _       | 450  | 600               | μA    |
| luve             | Operating Current         | 3V              | UVPEN=1   | _       | 300  | 500               | μA    |
| TUVP             | Operating Current         | 5V              | UVPEN=I   | _       | 450  | 600               | μΑ    |
| Vos              | Input Offset Voltage      | 5V              | _   | -10     | _    | 10                | mV    |
| V <sub>HYS</sub> | Hysteresis                | 5V              | _   | 20      | 40   | 60                | mV    |
| V <sub>CM</sub>  | Common Mode Voltage Range | 5V              | _   | Vss     | _    | V <sub>DD</sub> - | V     |
| DNL              | Differential Nonlinearity | 5V              | D/A Converter reference voltage=V <sub>DD</sub> | _       | _    | ±1                | LSB   |
| INL              | Integral Nonlinearity     | 5V              | D/A Converter reference voltage=V <sub>DD</sub> | _       | _    | ±2                | LSB   |

# **USB Charge/Discharge Detection Electrical Characteristics**

Ta = 25°C

| Symbol              | Davamatav   |                 | Test Conditions   | Min.  | Tim  | Max.             | Unit |
|---------------------|---|-----------------|---|-------|------|------------------|------|
| Symbol              | Parameter   | V <sub>DD</sub> | Conditions  | Wiin. | Тур. | wax.             | Unit |
| $V_{DD}$            | Operating Voltage                                       | _               | _   | 2.55  | _    | 5.5              | V    |
| V <sub>DP_SRC</sub> | D0+ Output Voltage                                      | _               | D0+ output source current at 250µA  | 0.5   | 0.6  | 0.7              | V    |
| $V_{\text{DACO}}$   | D1+, D1-, D2+, D2- Output<br>Voltage Range              | _               | _   | Vss   | _    | V <sub>REF</sub> | V    |
| $V_{REF}$           | DAC0, DAC1 Reference<br>Voltage                         | _               | _   | 2.0   | _    | V <sub>DD</sub>  | V    |
|                     | Additional Current for DAC                              | 3V              | No load   | _     | 0.6  | 0.9              | mA   |
| I <sub>DAC</sub>    | Enable  | 5V              | No load   | _     | 1.0  | 1.5              | mA   |
| DNL                 | Differential Nonlinearity                               | 5V              | D/A Converter reference voltage=V <sub>DD</sub>   | _     | _    | ±1               | LSB  |
| INL                 | Integral Nonlinearity                                   | 5V              | D/A Converter reference voltage=V <sub>DD</sub>   | _     | _    | <b>±</b> 2       | LSB  |
| Ro                  | DAC0, DAC1 R2R Output<br>Resistance                     | 5V              | _   | _     | 5    | _                | ΚΩ   |
| Б                   | Analog Switch on Resistance between D1+ and D1-         | 5V              | D1+ pin input 0.8V, D1- output current 1mA  | _     | 125  | 200              | Ω    |
| Ron                 | Analog Switch on Resistance between D2+ and D2-         | 5V              | D2+ pin input 0.8V, D2- output current 1mA  | _     | 125  | 200              | Ω    |
| R <sub>PL</sub>     | Pull-low Resistance for D0+,<br>D0-, D1+, D1-, D2+. D2- | 5V              | _   | 400   | 700  | 1400             | ΚΩ   |
| ERR                 | The Error for D1+, D1-, D2+,                            | 5V              | DAC reference = $V_{DD}$ ,<br>DAC digital value = 148,<br>D1+, D1-, D2+ or D2- connect<br>150k $\Omega$ to ground | 2.57  | 2.7  | 2.84             | V    |
| LIXIX               | D2- Output Voltage                                      | 5V              | DAC reference = $V_{DD}$ ,<br>DAC digital value = 110,<br>D1+, D1-, D2+ or D2- connect<br>150kΩ to ground         | 1.9   | 2.0  | 2.1              | V    |
| 4                   | V Turn on Stoble Time                                   | _               | V <sub>BG</sub> is off  | _     | _    | 200              | μs   |
| t <sub>DP_SRC</sub> | V <sub>DP_SRC</sub> Turn on Stable Time                 | _               | V <sub>BG</sub> is on   | _     | _    | 10               | μs   |



# **LDO Regulator Electrical Characteristics**

 $C_{LOAD}=1\mu F$ ,  $Ta=25^{\circ}C$ 

| Symbol                   | Parameter                |                 | Test Conditions   | Min.      | Tyrn         | Max.        | Unit  |
|--------------------------|--------------------------|-----------------|---|-----------|--------------|-------------|-------|
| Symbol                   | Parameter                | V <sub>DD</sub> | Condition   | IVIIII.   | Тур.         | IVIAX.      | Unit  |
| V <sub>IN</sub>          | Input Voltage            | _               | _   | 6         | _            | 28          | V     |
| V                        | Output Voltage           | _               | Ta = 25°C,<br>I <sub>LOAD</sub> = 1mA, V <sub>IN</sub> = V <sub>OUT</sub> + 1V  | Typ<br>2% | 5            | Typ.+<br>2% | V     |
| V <sub>оит</sub>         | Output Voltage           |                 | $-40^{\circ}\text{C} \le \text{Ta} < 85^{\circ}\text{C},$<br>$I_{\text{LOAD}} = 1\text{mA}, V_{\text{IN}} = V_{\text{OUT}} + 1\text{V}$ | Typ<br>5% | 5            | Typ.+<br>5% | V     |
| $\Delta V_{LOAD}$        | Load Regulation (Note 1) | _               | $1mA \le I_{LOAD} \le 30mA$ $V_{IN} = V_{OUT} + 1V$   | _         | 0.09         | 0.18        | %/mA  |
| V <sub>DROP</sub>        | Dropout Voltage (Note 2) | _               | ΔV <sub>OUT</sub> = 2%, I <sub>LOAD</sub> = 1mA<br>V <sub>IN</sub> = V <sub>OUT</sub> + 2V  | _         | _            | 100         | mV    |
| Ιq                       | Quiescent Current        | _               | No load, V <sub>IN</sub> = 12V  | _         | 2            | 4           | μA    |
| $\Delta V_{\text{LINE}}$ | Line Regulation          | _               | 6V ≤ V <sub>IN</sub> ≤ 28V, I <sub>LOAD</sub> = 1mA   | _         | _            | 0.2         | %/V   |
| тс                       | Temperature Coefficient  | _               | -40°C ≤ Ta < 85°C,<br>V <sub>IN</sub> = V <sub>OUT</sub> + 1V, I <sub>LOAD</sub> = 10mA   | _         | <b>±</b> 0.9 | ±2          | mV/°C |

- Note: 1. Load regulation is measured at a constant junction temperature, using pulse testing with a low ON time and is guaranteed up to the maximum power dissipation. Power dissipation is determined by the input/output differential voltage and the output current. Guaranteed maximum power dissipation will not be available over the full input/output range. The maximum allowable power dissipation at any ambient temperature is  $P_D$ =( $T_{J(MAX)}$ - $T_a$ )/ $\theta_{JA}$ 
  - 2. Dropout voltage is defined as the input voltage minus the output voltage that produces a 2% change in the output voltage from the value at  $V_{IN}=V_{OUT}+2V$ .

### **Level Converter Electrical Characteristics**

 $Ta = 25^{\circ}C$ 


| Cumbal              | Davameter                               |                 | Test Conditions                              | Min.    | Tim  | May  | Unit  |
|---------------------|---|-----------------|--|---------|------|------|-------|
| Symbol Parameter    |   | V <sub>DD</sub> | Condition                                    | IVIIII. | Тур. | Max. | Ullit |
| I <sub>SOURCE</sub> | Output Source Current of AX, BX, CX, DX | _               | V <sub>CC</sub> =12V, V <sub>OH</sub> =10.4V | -60     | -90  | _    | mA    |
| Isink               | Output Sink Current of AX, BX, CX, DX   | _               | V <sub>CC</sub> =12V, V <sub>OL</sub> =1.6V  | 60      | 90   | _    | mA    |

### **Power on Reset Electrical Characteristics**

Ta = 25°C

| Symbol            | Parameter   |          | Test Conditions | Min.    | Tyrn | Max.   | Unit  |
|-------------------|---|----------|-----------------|---------|------|--------|-------|
| Syllibol          | Parameter   | $V_{DD}$ | Condition       | IVIIII. | Тур. | IVIAX. | Oilit |
| V <sub>POR</sub>  | V <sub>DD</sub> Start Voltage to Ensure Power-on Reset                              | _        | _               | _       | _    | 100    | mV    |
| RR <sub>POR</sub> | V <sub>DD</sub> Rising Rate to Ensure Power-on Reset                                | _        | _               | 0.035   | _    | _      | V/ms  |
| t <sub>POR</sub>  | Minimum Time for V <sub>DD</sub> Stays at V <sub>POR</sub> to Ensure Power-on Reset |          | _               | 1       | _    | _      | ms    |






### System Architecture

A key factor in the high-performance features of the Holtek range of microcontrollers is attributed to their internal system architecture. The device takes advantage of the usual features found within RISC microcontrollers providing increased speed of operation and Periodic performance. The pipelining scheme is implemented in such a way that instruction fetching and instruction execution are overlapped, hence instructions are effectively executed in one cycle, with the exception of branch or call instructions. An 8-bit wide ALU is used in practically all instruction set operations, which carries out arithmetic operations, logic operations, rotation, increment, decrement, branch decisions, etc. The internal data path is simplified by moving data through the Accumulator and the ALU. Certain internal registers are implemented in the Data Memory and can be directly or indirectly addressed. The simple addressing methods of these registers along with additional architectural features ensure that a minimum of external components is required to provide a functional I/O and A/D control system with maximum reliability and flexibility. This makes the device suitable for low-cost, high-volume production for controller applications.

#### **Clocking and Pipelining**

The main system clock, derived from either an HIRC or LIRC oscillator is subdivided into four internally generated non-overlapping clocks, T1~T4. The Program Counter is incremented at the beginning of the T1 clock during which time a new instruction is fetched. The remaining T2~T4 clocks carry out the decoding and execution functions. In this way, one T1~T4 clock cycle forms one instruction cycle. Although the fetching and execution of instructions takes place in consecutive instruction cycles, the pipelining structure of the microcontroller ensures that instructions are effectively executed in one instruction cycle. The exception to this are instructions where the contents of the Program Counter are changed, such as subroutine calls or jumps, in which case the instruction will take one more instruction cycle to execute.



System Clock and Pipelining



For instructions involving branches, such as jump or call instructions, two machine cycles are required to complete instruction execution. An extra cycle is required as the program takes one cycle to first obtain the actual jump or call address and then another cycle to actually execute the branch. The requirement for this extra cycle should be taken into account by programmers in timing sensitive applications.



Instruction Fetching

#### **Program Counter**

During program execution, the Program Counter is used to keep track of the address of the next instruction to be executed. It is automatically incremented by one each time an instruction is executed except for instructions, such as "JMP" or "CALL" that demand a jump to a non-consecutive Program Memory address. Only the lower 8 bits, known as the Program Counter Low Register, are directly addressable by the application program.

When executing instructions requiring jumps to non-consecutive addresses such as a jump instruction, a subroutine call, interrupt or reset, etc., the microcontroller manages program control by loading the required address into the Program Counter. For conditional skip instructions, once the condition has been met, the next instruction, which has already been fetched during the present instruction execution, is discarded and a dummy cycle takes its place while the correct instruction is obtained.

| Program Counter           |              |  |  |  |  |  |  |  |
|---------------------------|--------------|--|--|--|--|--|--|--|
| Program Counter High byte | PCL Register |  |  |  |  |  |  |  |
| PC11~PC8                  | PCL7~PCL0    |  |  |  |  |  |  |  |


The lower byte of the Program Counter, known as the Program Counter Low register or PCL, is available for program control and is a readable and writeable register. By transferring data directly into this register, a short program jump can be executed directly, however, as only this low byte is available for manipulation, the jumps are limited to the present page of memory, that is 256 locations. When such program jumps are executed it should also be noted that a dummy cycle will be inserted. Manipulating the PCL register may cause program branching, so an extra cycle is needed to pre-fetch.



#### **Stack**

This is a special part of the memory which is used to save the contents of the Program Counter only. The stack is neither part of the data nor part of the program space, and is neither readable nor writeable. The activated level is indexed by the Stack Pointer, and is neither readable nor writeable. At a subroutine call or interrupt acknowledge signal, the contents of the Program Counter are pushed onto the stack. At the end of a subroutine or an interrupt routine, signaled by a return instruction, RET or RETI, the Program Counter is restored to its previous value from the stack. After a device reset, the Stack Pointer will point to the top of the stack.

If the stack is full and an enabled interrupt takes place, the interrupt request flag will be recorded but the acknowledge signal will be inhibited. When the Stack Pointer is decremented, by RET or RETI, the interrupt will be serviced. This feature prevents stack overflow allowing the programmer to use the structure more easily. However, when the stack is full, a CALL subroutine instruction can still be executed which will result in a stack overflow. Precautions should be taken to avoid such cases which might cause unpredictable program branching. If the stack is overflow, the first Program Counter save in the stack will be lost.



## Arithmetic and Logic Unit - ALU

The arithmetic-logic unit or ALU is a critical area of the microcontroller that carries out arithmetic and logic operations of the instruction set. Connected to the main microcontroller data bus, the ALU receives related instruction codes and performs the required arithmetic or logical operations after which the result will be placed in the specified register. As these ALU calculation or operations may result in carry, borrow or other status changes, the status register will be correspondingly updated to reflect these changes. The ALU supports the following functions:

- Arithmetic operations: ADD, ADDM, ADC, ADCM, SUB, SUBM, SBC, SBCM, DAA
- · Logic operations: AND, OR, XOR, ANDM, ORM, XORM, CPL, CPLA
- Rotation: RRA, RR, RRCA, RRC, RLA, RL, RLCA, RLC
- · Increment and Decrement: INCA, INC, DECA, DEC
- Branch decision: JMP, SZ, SZA, SNZ, SIZ, SDZ, SIZA, SDZA, CALL, RET, RETI



# Flash Program Memory


The Program Memory is the location where the user code or program is stored. For this device the Program Memory is Flash type, which means it can be programmed and re-programmed a large number of times, allowing the user the convenience of code modification on the same device. By using the appropriate programming tools, this Flash device offers users the flexibility to conveniently debug and develop their applications while also offering a means of field programming and updating.

#### **Structure**

The Program Memory has a capacity of  $4K \times 16$  bits. The Program Memory is addressed by the Program Counter and also contains data, table information and interrupt entries. Table data, which can be setup in any location within the Program Memory, is addressed by a separate table pointer register.

### **Special Vectors**

Within the Program Memory, certain locations are reserved for the reset and interrupts. The location 000H is reserved for use by the device reset for program initialisation. After a device reset is initiated, the program will jump to this location and begin execution.



**Program Memory Structure** 




#### Look-up Table

Any location within the Program Memory can be defined as a look-up table where programmers can store fixed data. To use the look-up table, the table pointer must first be setup by placing the address of the look up data to be retrieved in the table pointer register, TBLP and TBHP. These registers define the total address of the look-up table.

After setting up the table pointer, the table data can be retrieved from the Program Memory using the "TABRD[m]" or "TABRDL[m]" instructions, respectively. When the instruction is executed, the lower order table byte from the Program Memory will be transferred to the user defined Data Memory register [m] as specified in the instruction. The higher order table data byte from the Program Memory will be transferred to the TBLH special register. Any unused bits in this transferred higher order byte will be read as "0".

The accompanying diagram illustrates the addressing data flow of the look-up table.



| Instruction |     | ,   |    |    | Tab | le Loc | ation E | Bits |    |    |    |    |
|-------------|-----|-----|----|----|-----|--------|---------|------|----|----|----|----|
| instruction |     |     |    |    |     |        | b2      | b1   | b0 |    |    |    |
| TABRD [m]   | @11 | @10 | @9 | @8 | @7  | @6     | @5      | @4   | @3 | @2 | @1 | @0 |
| TABRDL [m]  | 1   | 1   | 1  | 1  | @7  | @6     | @5      | @4   | @3 | @2 | @1 | @0 |

**Table Location** 

Note: b11~b0: Table location bits

@7~@0: Table pointer (TBLP) bits @11~@8: Table pointer (TBHP) bits

#### **Table Program Example**

The following example shows how the table pointer and table data is defined and retrieved from the microcontroller. This example uses raw table data located in the Program Memory which is stored there using the ORG statement. The value at this ORG statement is "F00H" which refers to the start address of the last page within the 4K words Program Memory of the device. The table pointer is setup here to have an initial value of "06H". This will ensure that the first data read from the data table will be at the Program Memory address "F06H" or 6 locations after the start of the last page. Note that the value for the table pointer is referenced to the first address of the present page if the "TABRD [m]" instruction is being used. The high byte of the table data which in this case is equal to zero will be transferred to the TBLH register automatically when the "TABRD [m]" instruction is executed.

Because the TBLH register is a read-only register and cannot be restored, care should be taken to ensure its protection if both the main routine and Interrupt Service Routine use table read instructions. If using the table read instructions, the Interrupt Service Routines may change the value of the TBLH and subsequently cause errors if used again by the main routine. As a rule it is recommended that simultaneous use of the table read instructions should be avoided. However, in situations where simultaneous use cannot be avoided, the interrupts should be disabled prior to the execution of any main routine table-read instructions. Note that all table related instructions require two instruction cycles to complete their operation.



#### **Table Read Program Example**

```
tempreg1 db ? ; temporary register #1
tempreg2 db ?
                ; temporary register #2
mov a,06h
                  ; initialise low table pointer - note that this address is referenced
mov tblp,a
mov a,0Fh
                  ; initialise high table pointer
mov tbhp, a
                  ; transfers value in table referenced by table pointer data at program
tabrd tempreg1
                  ; memory address "F06H" transferred to tempreg1 and TBLH
dec tblp
                  ; reduce value of table pointer by one
tabrd tempreg2
                  ; transfers value in table referenced by table pointer data at program
                  ; memory address "F05H" transferred to tempreg2 and TBLH in this
                  ; example the data "1AH" is transferred to tempreg1 and data "0FH" to
                   ; register tempreg2
:
:
org F00h
                  ; sets initial address of program memory
dc 00Ah, 00Bh, 00Ch, 00Dh, 00Eh, 00Fh, 01Ah, 01Bh
```

#### In Circuit Programming

The provision of Flash type Program Memory provides the user with a means of convenient and easy upgrades and modifications to their programs on the same device. As an additional convenience, Holtek has provided a means of programming the microcontroller in-circuit using a 4-pin interface. This provides manufacturers with the possibility of manufacturing their circuit boards complete with a programmed or un-programmed microcontroller, and then programming or upgrading the program at a later stage. This enables product manufacturers to easily keep their manufactured products supplied with the latest program releases without removal and re-insertion of the device.


| TTL . TT . 14 . 1 TTL 1. | MOTIAL WALL     | D                 |                  | 4 . 1 . 1            |
|--------------------------|-----------------|-------------------|------------------|----------------------|
| The Holtek Flash         | i MCU to Writei | · Programming Pin | correspondence 1 | table is as follows: |

| Holtek Write Pins | MCU Programming Pins | Function                        |
|-------------------|----------------------|---------------------------------|
| ICPDA             | PA6                  | Programming Serial Data/Address |
| ICPCK             | PA7                  | Programming Serial Clock        |
| VDD               | VDD                  | Power Supply                    |
| VSS               | VSS                  | Ground                          |

During the programming process, the user must take care to ensure that no other outputs are connected to these two pins.

The Program Memory and EEPROM data memory can both be programmed serially in-circuit using this 4-wire interface. Data is downloaded and uploaded serially on a single pin with an additional line for the clock. Two additional lines are required for the power supply. The technical details regarding the in-circuit programming of the device are beyond the scope of this document and will be supplied in supplementary literature.





Note: \* may be resistor or capacitor. The resistance of \* must be greater than 1k or the capacitance of \* must be less than 1nF.

#### On-Chip Debug Support - OCDS

An EV chip exists for the purposes of device emulation. This EV chip device also provides an "On-Chip Debug" function to debug the device during the development process. The EV chip and the actual MCU devices are almost functionally compatible except for the "On-Chip Debug" function. Users can use the EV chip device to emulate the real chip device behavior by connecting the OCDSDA and OCDSCK pins to the Holtek HT-IDE development tools. The OCDSDA pin is the OCDS Data/Address input/output pin while the OCDSCK pin is the OCDS clock input pin. When users use the EV chip for debugging, other functions which are shared with the OCDSDA and OCDSCK pins in the actual MCU device will have no effect in the EV chip. However, the two OCDS pins which are pin-shared with the ICP programming pins are still used as the Flash Memory programming pins for ICP. For a more detailed OCDS description, refer to the corresponding document named "Holtek e-Link for 8-bit MCU OCDS User's Guide".

| Holtek e-Link Pins | EV Chip Pins | Pin Description                                 |
|--------------------|--------------|---|
| OCDSDA             | OCDSDA       | On-chip Debug Support Data/Address input/output |
| OCDSCK             | OCDSCK       | On-chip Debug Support Clock input               |
| VDD                | VDD          | Power Supply                                    |
| GND                | VSS          | Ground  |

| MCU Device | EV Chip Device |
|------------|----------------|
| HT45F4N    | HT45V4N        |
| HT45FH4N   | HT45VH4N       |




## **RAM Data Memory**

The Data Memory is a volatile area of 8-bit wide RAM internal memory and is the location where temporary information is stored.

#### **Structure**

Divided into two sections, the first of these is an area of RAM, known as the Special Function Data Memory. Here are located registers which are necessary for correct operation of the device. Many of these registers can be read from and written to directly under program control, however, some remain protected from user manipulation. The second area of Data Memory is known as the General Purpose Data Memory, which is reserved for general purpose use. All locations within this area are read and write accessible under program control.



**Data Memory Structure** 

The overall Data Memory is subdivided into two banks. The Special Purpose Data Memory registers are accessible in all banks, with the exception of the EEC register at address 40H, which is only accessible in Bank 1. Switching between the different Data Memory banks is achieved by setting the Bank Pointer to the correct value. The start address of the Data Memory for the device is the address 00H.



|     | Bank 0, 1 |     | Bank 0, 1 |     | Bank 0 Bank1 |        | Bank 0, 1 |
|-----|-----------|-----|-----------|-----|--------------|--------|-----------|
| 00H | IAR0      | 20H | ADRL      | 40H | Unused EEC   | 60H    | OCP0C0    |
| 01H | MP0       | 21H | ADRH      | 41H | Unused       | 61H    | OCP0C1    |
| 02H | IAR1      | 22H | ADCR0     | 42H | Unused       | 62H    | OCP0DA    |
| 03H | MP1       | 23H | ADCR1     | 43H | Unused       | 63H    | A0CAL     |
| 04H | BP        | 24H | ACERL     | 44H | Unused       | 64H    | C0CAL     |
| 05H | ACC       | 25H | ACERH     | 45H | Unused       | 65H    | OCP1C0    |
| 06H | PCL       | 26H | CTRL      | 46H | Unused       | 66H    | OCP1C1    |
| 07H | TBLP      | 27H | LVRC      | 47H | SCOMC        | 67H    | OCP1DA    |
| 08H | TBLH      | 28H | TM0C0     | 48H | PRM          | 68H    | A1CAL     |
| 09H | TBHP      | 29H | TM0C1     | 49H | CPR0         | 69H    | C1CAL     |
| 0AH | STATUS    | 2AH | TM0DL     | 4AH | CPR1         | 6AH    | OCPPC     |
| 0BH | SMOD      | 2BH | TM0DH     | 4BH | OVPDA        | 6BH    | ADUDA0    |
| 0CH | LVDC      | 2CH | TM0AL     | 4CH | UVPDA        | 6CH    | ADUDA1    |
| 0DH | INTEG     | 2DH | TM0AH     | 4DH | OUVPC0       | 6DH    | ADUC0     |
| 0EH | INTC0     | 2EH | TM0RP     | 4EH | OUVPC1       | 6EH    | ADUC1     |
| 0FH | INTC1     | 2FH | TM1C0     | 4FH | OUVPC2       | 6FH    | ADUC2     |
| 10H | INTC2     | 30H | TM1C1     | 50H | TM2C0        | 70H    | Unused    |
| 11H | MFI0      | 31H | TM1DL     | 51H | TM2C1        | 71H    | Unused    |
| 12H | MFI1      | 32H | TM1DH     | 52H | TM2DL        | 72H    | Unused    |
| 13H | MFI2      | 33H | TM1AL     | 53H | TM2DH        | 73H    | Unused    |
| 14H | PA        | 34H | TM1AH     | 54H | TM2AL        | 74H    | Unused    |
| 15H | PAC       | 35H | TM1PRL    | 55H | TM2AH        | 75H    | Unused    |
| 16H | PAPU      | 36H | TM1PRH    | 56H | TM2PRL       | 76H    | Unused    |
| 17H | PAWU      | 37H | PC        | 57H | TM2PRH       | 77H    | Unused    |
| 18H | TMPC1     | 38H | PCC       | 58H | TM3C0        | 78H    | Unused    |
| 19H | TMPC0     | 39H | PCPU      | 59H | TM3C1        | 79H    | Unused    |
| 1AH | WDTC      | 3AH | PD        | 5AH | TM3DL        | 7AH    | Unused    |
| 1BH | TBC       | 3BH | PDC       | 5BH |              |        | Unused    |
| 1CH | INTC3     | 3CH | PDPU      | 5CH | TM3AL        | 7CH    | Unused    |
| 1DH | MFI3      | 3DH | PB        | 5DH | ТМЗАН        | 7DH    | Unused    |
| 1EH | EEA       | 3EH | PBC       | 5EH | TM3PRL       | 7EH    | Unused    |
| 1FH | EED       | 3FH | PBPU      | 5FH | TM3PRH       | ] 7FH[ | Unused    |

**Special Purpose Data Memory Structure** 



## **Special Function Register Description**

Most of the Special Function Register details will be described in the relevant functional section. However, several registers require a separate description in this section.

#### Indirect Addressing Registers - IAR0, IAR1

The Indirect Addressing Registers, IAR0 and IAR1, although having their locations in normal RAM register space, do not actually physically exist as normal registers. The method of indirect addressing for RAM data manipulation uses these Indirect Addressing Registers and Memory Pointers, in contrast to direct memory addressing, where the actual memory address is specified. Actions on the IAR0 and IAR1 registers will result in no actual read or write operation to these registers but rather to the memory location specified by their corresponding Memory Pointers, MP0 or MP1. Acting as a pair, IAR0 and MP0 can together access data from Bank 0 while the IAR1 and MP1 register pair can access data from any bank. As the Indirect Addressing Registers are not physically implemented, reading the Indirect Addressing Registers indirectly will return a result of "00H" and writing to the registers indirectly will result in no operation.

#### Memory Pointers - MP0, MP1

Two Memory Pointers, known as MP0 and MP1 are provided. These Memory Pointers are physically implemented in the Data Memory and can be manipulated in the same way as normal registers providing a convenient way with which to address and track data. When any operation to the relevant Indirect Addressing Registers is carried out, the actual address that the microcontroller is directed to is the address specified by the related Memory Pointer. MP0, together with Indirect Addressing Register, IAR0, are used to access data from Bank 0, while MP1 and IAR1 are used to access data from all banks according to BP register. Direct Addressing can only be used with Bank 0, all other Banks must be addressed indirectly using MP1 and IAR1.

The following example shows how to clear a section of four Data Memory locations already defined as locations adres1 to adres4.

#### **Indirect Addressing Program Example**

```
data .section 'data'
adres1 db?
adres2 db?
adres3 db?
adres4 db?
block db?
code .section at 0 'code'
org00h
start:
    mov a,04h
                            ; setup size of block
    mov block, a
    mov a, offset adres1
                           ; Accumulator loaded with first RAM address
    mov mp0,a
                            ; setup memory pointer with first RAM address
loop:
     clr IAR0
                            ; clear the data at address defined by mp0
     inc mp0
                             ; increment memory pointer
     sdz block
                             ; check if last memory location has been cleared
     jmp loop
continue:
```

The important point to note here is that in the example shown above, no reference is made to specific Data Memory addresses.



#### Bank Pointer - BP

For this device, the Data Memory is divided into two banks, Bank0 and Bank1. Selecting the required Data Memory area is achieved using the Bank Pointer. Bit 0 of the Bank Pointer is used to select Data Memory Banks 0~1.

The Data Memory is initialised to Bank 0 after a reset, except for a WDT time-out reset in the Power Down Mode, in which case, the Data Memory bank remains unaffected. It should be noted that the Special Function Data Memory is not affected by the bank selection, which means that the Special Function Registers can be accessed from within any bank. Directly addressing the Data Memory will always result in Bank 0 being accessed irrespective of the value of the Bank Pointer. Accessing data from Bank1 must be implemented using Indirect Addressing.

#### **BP** Register

| Bit  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0     |
|------|---|---|---|---|---|---|---|-------|
| Name | _ | _ | _ | _ | _ | _ | _ | DMBP0 |
| R/W  | _ | _ | _ | _ | _ | _ | _ | R/W   |
| POR  | _ | _ | _ | _ | _ | _ | _ | 0     |

Bit  $7 \sim 1$  Unimplemented, read as "0"

Bit 0 **DMBP0**: Select Data Memory Banks

0: Bank 0 1: Bank 1

#### Accumulator - ACC

The Accumulator is central to the operation of any microcontroller and is closely related with operations carried out by the ALU. The Accumulator is the place where all intermediate results from the ALU are stored. Without the Accumulator it would be necessary to write the result of each calculation or logical operation such as addition, subtraction, shift, etc., to the Data Memory resulting in higher programming and timing overheads. Data transfer operations usually involve the temporary storage function of the Accumulator; for example, when transferring data between one user-defined register and another, it is necessary to do this by passing the data through the Accumulator as no direct transfer between two registers is permitted.

#### Program Counter Low Register - PCL

To provide additional program control functions, the low byte of the Program Counter is made accessible to programmers by locating it within the Special Purpose area of the Data Memory. By manipulating this register, direct jumps to other program locations are easily implemented. Loading a value directly into this PCL register will cause a jump to the specified Program Memory location, however, as the register is only 8-bit wide, only jumps within the current Program Memory page are permitted. When such operations are used, note that a dummy cycle will be inserted.

#### Look-up Table Registers – TBLP, TBHP, TBLH

These three special function registers are used to control operation of the look-up table which is stored in the Program Memory. TBLP and TBHP are the table pointers and indicate the location where the table data is located. Their value must be setup before any table read commands are executed. Their value can be changed, for example using the "INC" or "DEC" instructions, allowing for easy table data pointing and reading. TBLH is the location where the high order byte of the table data is stored after a table read data instruction has been executed. Note that the lower order table data byte is transferred to a user defined location.



### Status Register - STATUS

This 8-bit register contains the zero flag (Z), carry flag (C), auxiliary carry flag (AC), overflow flag (OV), power down flag (PDF), and watchdog time-out flag (TO). These arithmetic/logical operation and system management flags are used to record the status and operation of the microcontroller.

With the exception of the TO and PDF flags, bits in the status register can be altered by instructions like most other registers. Any data written into the status register will not change the TO or PDF flag. In addition, operations related to the status register may give different results due to the different instruction operations. The TO flag can be affected only by a system power-up, a WDT time-out or by executing the "CLR WDT" or "HALT" instruction. The PDF flag is affected only by executing the "HALT" or "CLR WDT" instruction or during a system power-up.

The Z, OV, AC and C flags generally reflect the status of the latest operations.

- C is set if an operation results in a carry during an addition operation or if a borrow does not take
  place during a subtraction operation; otherwise C is cleared. C is also affected by a rotate through
  carry instruction.
- AC is set if an operation results in a carry out of the low nibbles in addition, or no borrow from
  the high nibble into the low nibble in subtraction; otherwise AC is cleared.
- Z is set if the result of an arithmetic or logical operation is zero; otherwise Z is cleared.
- OV is set if an operation results in a carry into the highest-order bit but not a carry out of the highest-order bit, or vice versa; otherwise OV is cleared.
- PDF is cleared by a system power-up or executing the "CLR WDT" instruction. PDF is set by
  executing the "HALT" instruction.
- TO is cleared by a system power-up or executing the "CLR WDT" or "HALT" instruction. TO is set by a WDT time-out.

In addition, on entering an interrupt sequence or executing a subroutine call, the status register will not be pushed onto the stack automatically. If the contents of the status registers are important and if the subroutine can corrupt the status register, precautions must be taken to correctly save it.



#### **STATUS Register**

| Bit  | 7 | 6 | 5  | 4   | 3   | 2   | 1   | 0   |
|------|---|---|----|-----|-----|-----|-----|-----|
| Name | _ | _ | TO | PDF | OV  | Z   | AC  | С   |
| R/W  | _ | _ | R  | R   | R/W | R/W | R/W | R/W |
| POR  | _ | _ | 0  | 0   | ×   | ×   | ×   | ×   |

"x" unknown

Bit  $7 \sim 6$  Unimplemented, read as "0"

Bit 5 **TO**: Watchdog Time-Out flag

0: After power up or executing the "CLR WDT" or "HALT" instruction

1: A watchdog time-out occurred.

Bit 4 **PDF**: Power down flag

0: After power up or executing the "CLR WDT" instruction

1: By executing the "HALT" instruction

Bit 3 **OV**: Overflow flag

0: no overflow

1: an operation results in a carry into the highest-order bit but not a carry out of the highest-order bit or vice versa.

Bit 2 Z: Zero flag

0: The result of an arithmetic or logical operation is not zero

1: The result of an arithmetic or logical operation is zero

Bit 1 AC: Auxiliary flag

0: no auxiliary carry

1: an operation results in a carry out of the low nibbles in addition, or no borrow from the high nibble into the low nibble in subtraction

Bit 0 C: Carry flag

0: no carry-out

1: an operation results in a carry during an addition operation or if a borrow does not take place during a subtraction operation

C is also affected by a rotate through carry instruction.



# **EEPROM Data Memory**

One of the special features in the device is its internal EEPROM Data Memory. EEPROM, which stands for Electrically Erasable Programmable Read Only Memory, is by its nature a non-volatile form of memory, with data retention even when its power supply is removed. By incorporating this kind of data memory, a whole new host of application possibilities are made available to the designer. The availability of EEPROM storage allows information such as product identification numbers, calibration values, specific user data, system setup data or other product information to be stored directly within the product microcontroller. The process of reading and writing data to the EEPROM memory has been reduced to a very trivial affair.

## **EEPROM Data Memory Structure**

The EEPROM Data Memory capacity is up to 64×8 bits. Unlike the Program Memory and RAM Data Memory, the EEPROM Data Memory is not directly mapped and is therefore not directly accessible in the same way as the other types of memory. Read and Write operations to the EEPROM are carried out in single byte operations using an address and data register in Bank 0 and a single control register in Bank 1.

# **EEPROM Registers**

Three registers control the overall operation of the internal EEPROM Data Memory. These are the address register, EEA, the data register, EED and a single control register, EEC. As both the EEA and EED registers are located in Bank 0, they can be directly accessed in the same way as any other Special Function Register. The EEC register however, being located in Bank 1, cannot be directly addressed directly and can only be read from or written to indirectly using the MP1 Memory Pointer and Indirect Addressing Register, IAR1. Because the EEC control register is located at address 40H in Bank 1, the MP1 Memory Pointer must first be set to the value 40H and the Bank Pointer register, BP, set to the value, 01H, before any operations on the EEC register are executed.

# **EEPROM Control Registers List**

| Name |    | Bit |    |    |      |    |      |    |  |  |  |
|------|----|-----|----|----|------|----|------|----|--|--|--|
| Name | 7  | 6   | 5  | 4  | 3    | 2  | 1    | 0  |  |  |  |
| EEA  | _  | _   | D5 | D4 | D3   | D2 | D1   | D0 |  |  |  |
| EED  | D7 | D6  | D5 | D4 | D3   | D2 | D1   | D0 |  |  |  |
| EEC  | _  | _   | _  | _  | WREN | WR | RDEN | RD |  |  |  |

# **EEA Register**

| Bit  | 7 | 6 | 5   | 4   | 3   | 2   | 1   | 0   |
|------|---|---|-----|-----|-----|-----|-----|-----|
| Name | _ | _ | D5  | D4  | D3  | D2  | D1  | D0  |
| R/W  | _ | _ | R/W | R/W | R/W | R/W | R/W | R/W |
| POR  | _ | _ | 0   | 0   | 0   | 0   | 0   | 0   |

Bit  $7 \sim 6$  Unimplemented, read as "0"

Bit  $5 \sim 0$  Data EEPROM address

Data EEPROM address bit 5 ~ bit 0



# **EED Register**

| Bit  | 7   | 6   | 5   | 4   | 3   | 2   | 1   | 0   |
|------|-----|-----|-----|-----|-----|-----|-----|-----|
| Name | D7  | D6  | D5  | D4  | D3  | D2  | D1  | D0  |
| R/W  | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| POR  | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   |

 $Bit \ 7 \sim 0 \qquad Data \ EEPROM \ data$ 

Data EEPROM data bit 7 ~ bit 0

#### **EEC Register**

| Bit  | 7 | 6 | 5 | 4 | 3    | 2   | 1    | 0   |
|------|---|---|---|---|------|-----|------|-----|
| Name | _ | _ | _ | _ | WREN | WR  | RDEN | RD  |
| R/W  | _ | _ | _ | _ | R/W  | R/W | R/W  | R/W |
| POR  | _ | _ | _ | _ | 0    | 0   | 0    | 0   |

Bit  $7 \sim 4$  Unimplemented, read as "0"

Bit 3 WREN: Data EEPROM Write Enable

0: Disable 1: Enable

This is the Data EEPROM Write Enable Bit which must be set high before Data EEPROM write operations are carried out. Clearing this bit to zero will inhibit Data EEPROM write operations.

Bit 2 WR: EEPROM Write Control

0: Write cycle has finished1: Activate a write cycle

This is the Data EEPROM Write Control Bit and when set high by the application program will activate a write cycle. This bit will be automatically reset to zero by the hardware after the write cycle has finished. Setting this bit high will have no effect if the WREN has not first been set high.

Bit 1 RDEN: Data EEPROM Read Enable

0: Disable 1: Enable

This is the Data EEPROM Read Enable Bit which must be set high before Data EEPROM read operations are carried out. Clearing this bit to zero will inhibit Data EEPROM read operations.

Bit 0 **RD**: EEPROM Read Control

0: Read cycle has finished

1: Activate a read cycle

This is the Data EEPROM Read Control Bit and when set high by the application program will activate a read cycle. This bit will be automatically reset to zero by the hardware after the read cycle has finished. Setting this bit high will have no effect if the RDEN has not first been set high.

Note: The WREN, WR, RDEN and RD can not be set to "1" at the same time in one instruction. The WR and RD can not be set to "1" at the same time.

Rev. 1.30 38 December 14, 2016



# Reading Data from the EEPROM

To read data from the EEPROM, the read enable bit, RDEN, in the EEC register must first be set high to enable the read function. The EEPROM address of the data to be read must then be placed in the EEA register. If the RD bit in the EEC register is now set high, a read cycle will be initiated. Setting the RD bit high will not initiate a read operation if the RDEN bit has not been set. When the read cycle terminates, the RD bit will be automatically cleared to zero, after which the data can be read from the EED register. The data will remain in the EED register until another read or write operation is executed. The application program can poll the RD bit to determine when the data is valid for reading.

# Writing Data to the EEPROM

The EEPROM address of the data to be written must first be placed in the EEA register and the data placed in the EED register. To write data to the EEPROM, the write enable bit, WREN, in the EEC register must first be set high to enable the write function. After this, the WR bit in the EEC register must be immediately set high to initiate a write cycle. These two instructions must be executed consecutively. The global interrupt bit EMI should also first be cleared before implementing any write operations, and then set again after the write cycle has started. Note that setting the WR bit high will not initiate a write cycle if the WREN bit has not been set. As the EEPROM write cycle is controlled using an internal timer whose operation is asynchronous to microcontroller system clock, a certain time will elapse before the data will have been written into the EEPROM. Detecting when the write cycle has finished can be implemented either by polling the WR bit in the EEC register or by using the EEPROM interrupt. When the write cycle terminates, the WR bit will be automatically cleared to zero by the microcontroller, informing the user that the data has been written to the EEPROM. The application program can therefore poll the WR bit to determine when the write cycle has ended.

# **Write Protection**

Protection against inadvertent write operation is provided in several ways. After the device is powered-on the Write Enable bit in the control register will be cleared preventing any write operations. Also at power-on the Bank Pointer, BP, will be reset to zero, which means that Data Memory Bank 0 will be selected. As the EEPROM control register is located in Bank 1, this adds a further measure of protection against spurious write operations. During normal program operation, ensuring that the Write Enable bit in the control register is cleared will safeguard against incorrect write operations.

### **EEPROM Interrupt**

The EEPROM write interrupt is generated when an EEPROM write cycle has ended. The EEPROM interrupt must first be enabled by setting the DEE bit in the relevant interrupt register. However as the EEPROM is contained within a Multi-function Interrupt, the associated multi-function interrupt enable bit must also be set. When an EEPROM write cycle ends, the DEF request flag and its associated multi-function interrupt request flag will both be set. If the global, EEPROM and Multi-function interrupts are enabled and the stack is not full, a jump to the associated Multi-function Interrupt vector will take place. When the interrupt is serviced only the Multi-function interrupt flag will be automatically reset, the EEPROM interrupt flag must be manually reset by the application program. More details can be obtained in the Interrupt section.

Rev. 1.30 39 December 14, 2016



# **Programming Considerations**

Care must be taken that data is not inadvertently written to the EEPROM. Protection can be Periodic by ensuring that the Write Enable bit is normally cleared to zero when not writing. Also the Bank Pointer could be normally cleared to zero as this would inhibit access to Bank 1 where the EEPROM control register exist. Although certainly not necessary, consideration might be given in the application program to the checking of the validity of new write data by a simple read back process. When writing data the WR bit must be set high immediately after the WREN bit has been set high, to ensure the write cycle executes correctly. The global interrupt bit EMI should also be cleared before a write cycle is executed and then re-enabled after the write cycle starts. Note that the device should not enter the IDLE or SLEEP mode until the EEPROM read or write operation is totally complete, otherwise, the EEPROM read or write operation will fail. Note that the device should not enter the IDLE or SLEEP mode until the EEPROM read or write operation is totally complete. Otherwise, the EEPROM read or write operation will fail.

### **Programming Examples**

#### Reading data from the EEPROM - polling method

```
MOV A, EEPROM ADRES
                            ; user defined address
MOV EEA, A
MOV A, 040H
                           ; setup memory pointer MP1
MOV MP1, A
                           ; MP1 points to EEC register
MOV A, 01H
                            ; setup Bank Pointer
MOV BP, A
SET IAR1.1
                           ; set RDEN bit, enable read operations
SET IAR1.0
                            ; start Read Cycle - set RD bit
BACK:
SZ IAR1.0
                            ; check for read cycle end
JMP BACK
CLR IAR1
                            ; disable EEPROM read/write
CLR BP
MOV A, EED
                            ; move read data to register
MOV READ DATA, A
```

### Writing Data to the EEPROM - polling method

```
MOV A, EEPROM ADRES
                           ; user defined address
MOV EEA, A
MOV A, EEPROM DATA
                        ; user defined data
MOV EED, A
MOV A, 040H
                            ; setup memory pointer MP1
MOV MP1, A
                            ; MP1 points to EEC register
MOV A, 01H
                            ; setup Bank Pointer
MOV BP, A
                            ; BP points to data memory bank 1
CLR EMI
SET IAR1.3
                            ; set WREN bit, enable write operations
SET IAR1.2
                            ; start Write Cycle - set WR bit - executed immediately
                            ; after set WREN bit
SET EMI
BACK:
SZ IAR1.2
                            ; check for write cycle end
JMP BACK
CLR IAR1
                            ; disable EEPROM read/write
CLR BP
```

Rev. 1.30 40 December 14, 2016



# Oscillator

Various oscillator options offer the user a wide range of functions according to their various application requirements. The flexible features of the oscillator functions ensure that the best optimisation can be achieved in terms of speed and power saving. Oscillator selections and operation are selected through registers.

#### **Oscillator Overview**

In addition to being the source of the main system clock the oscillators also provide clock sources for the Watchdog Timer and Time Base Interrupts. Fully integrated internal oscillators, requiring no external components, are provided to form a wide range of both fast and slow system oscillators. The higher frequency oscillators provide higher performance but carry with it the disadvantage of higher power requirements, while the opposite is of course true for the lower frequency oscillators. With the capability of dynamically switching between fast and slow system clock, the device has the flexibility to optimize the performance/power ratio, a feature especially important in power sensitive portable applications.


| Туре                   | Name | Freq. |
|------------------------|------|-------|
| Internal High Speed RC | HIRC | 30MHz |
| Internal Low Speed RC  | LIRC | 32kHz |

Oscillator Types

# **System Clock Configurations**

There are two methods of generating the system clock, a high speed oscillator and a low speed oscillator. The high speed oscillator is the internal 30MHz RC oscillator. The low speed oscillator is the internal 32kHz (LIRC) oscillator. Selecting whether the low or high speed oscillator is used as the system oscillator is implemented using the HLCLK bit and CKS2  $\sim$  CKS0 bits in the SMOD register and as the system clock can be dynamically selected.

The actual source clock used for the high speed and the low speed oscillators is chosen via registers. The frequency of the slow speed or high speed system clock is also determined using the HLCLK bit and CKS2  $\sim$  CKS0 bits in the SMOD register. Note that two oscillator selections must be made namely one high speed and one low speed system oscillators. It is not possible to choose a no-oscillator selection for either the high or low speed oscillator.



**System Clock Configurations** 

Rev. 1.30 41 December 14, 2016



#### Internal RC Oscillator - HIRC

The internal RC oscillator is a fully integrated system oscillator requiring no external components. The internal RC oscillator has a frequency of 30MHz. Device trimming during the manufacturing process and the inclusion of internal frequency compensation circuits are used to ensure that the influence of the power supply voltage, temperature and process variations on the oscillation frequency are minimised. Note that if this internal system clock option is selected, as it requires no external pins for its operation.

#### Internal 32kHz Oscillator - LIRC

The Internal 32kHz System Oscillator is the low frequency oscillator. It is a fully integrated RC oscillator with a typical frequency of 32kHz at 5V, requiring no external components for its implementation. Device trimming during the manufacturing process and the inclusion of internal frequency compensation circuits are used to ensure that the influence of the power supply voltage, temperature and process variations on the oscillation frequency are minimised.

# **Operating Modes and System Clocks**

Present day applications require that their microcontrollers have high performance but often still demand that they consume as little power as possible, conflicting requirements that are especially true in battery powered portable applications. The fast clocks required for high performance will by their nature increase current consumption and of course vice-versa, lower speed clocks reduce current consumption. As Holtek has provided this device with both high and low speed clock sources and the means to switch between them dynamically, the user can optimise the operation of their microcontroller to achieve the best performance/power ratio.


# System Clocks

The device has many different clock sources for both the CPU and peripheral function operation. By providing the user with a wide range of clock options using configuration options and register programming, a clock system can be configured to obtain maximum application performance.

The main system clock, can come from either a high frequency,  $f_{\rm H}$ , or low frequency,  $f_{\rm L}$ , source, and is selected using the HLCLK bit and CKS2~CKS0 bits in the SMOD register. The high speed system clock can be sourced from the HIRC oscillator. The low speed system clock source can be sourced from the LIRC oscillator. The other choice, which is a divided version of the high speed system oscillator has a range of  $f_{\rm H}/2\sim f_{\rm H}/64$ .

Rev. 1.30 42 December 14, 2016





**System Clock Configurations** 

Note: When the system clock source  $f_{SYS}$  is switched to  $f_L$  from  $f_H$ , the high speed oscillation will stop to conserve the power. Thus there is no  $f_{H^{\sim}}f_H/64$  for peripheral circuit to use.

# **System Operation Modes**

There are five different modes of operation for the microcontroller, each one with its own special characteristics and which can be chosen according to the specific performance and power requirements of the application. There are two modes allowing normal operation of the microcontroller, the NORMAL Mode and SLOW Mode. The remaining three modes, the SLEEP, IDLE0 and IDLE1 Mode are used when the microcontroller CPU is switched off to conserve power.

| Operating   |     | Descr                              | iption |                  |
|-------------|-----|------------------------------------|--------|------------------|
| Mode        | CPU | f <sub>sys</sub>                   | fs     | f <sub>TBC</sub> |
| NORMAL mode | On  | f <sub>H</sub> ~f <sub>H</sub> /64 | On     | On               |
| SLOW mode   | On  | f∟                                 | On     | On               |
| ILDE0 mode  | Off | Off                                | On     | On               |
| IDLE1 mode  | Off | On                                 | On     | On               |
| SLEEP mode  | Off | Off                                | On     | Off              |

Rev. 1.30 43 December 14, 2016



#### **NORMAL Mode**

As the name suggests this is one of the main operating modes where the microcontroller has all of its functions operational and where the system clock is provided by the high speed oscillator. This mode operates allowing the microcontroller to operate normally with a clock source will come from the high speed oscillator, HIRC. The high speed oscillator will however first be divided by a ratio ranging from 1 to 64, the actual ratio being selected by the CKS2~CKS0 and HLCLK bits in the SMOD register. Although a high speed oscillator is used, running the microcontroller at a divided clock ratio reduces the operating current.

#### **SLOW Mode**

This is also a mode where the microcontroller operates normally although now with a slower speed clock source. The clock source used will be from  $f_L$ . Running the microcontroller in this mode allows it to run with much lower operating currents. In the SLOW Mode, the  $f_H$  is off.

#### **SLEEP Mode**

The SLEEP Mode is entered when an HALT instruction is executed and when the IDLEN bit in the SMOD register is low. In the SLEEP mode the CPU will be stopped. However the  $f_S$  clocks will continue to operate if the LVDEN is "1" or the Watchdog Timer function is enabled.

#### **IDLE0 Mode**

The IDLE0 Mode is entered when a HALT instruction is executed and when the IDLEN bit in the SMOD register is high and the FSYSON bit in the CTRL register is low. In the IDLE0 Mode the system oscillator will be inhibited from driving the CPU, the system oscillator will be stopped, the low frequency clock  $f_L$  will be on.

#### **IDLE1 Mode**

The IDLE1 Mode is entered when a HALT instruction is executed and when the IDLEN bit in the SMOD register is high and the FSYSON bit in the CTRL register is high. In the IDLE1 Mode the system oscillator will be inhibited from driving the CPU, the system oscillator will continue to run, and this system oscillator may be high speed or low speed system oscillator. In the IDLE1 Mode the low frequency clock  $f_L$  will be on.

Note: If LVDEN=1 and the SLEEP or IDLE mode is entered, the LVD and bandgap functions will not be disabled, and the  $f_L$  clock will be forced to open.

Rev. 1.30 44 December 14, 2016



# **Control Register**

The SMOD register is used to control the internal clocks within the device.

### **SMOD Register**

| Bit  | 7    | 6    | 5    | 4 | 3   | 2   | 1     | 0     |
|------|------|------|------|---|-----|-----|-------|-------|
| Name | CKS2 | CKS1 | CKS0 | _ | LTO | HTO | IDLEN | HLCLK |
| R/W  | R/W  | R/W  | R/W  | _ | R   | R   | R/W   | R/W   |
| POR  | 1    | 1    | 0    | _ | 0   | 0   | 1     | 0     |

Bit  $7 \sim 5$  CKS2 ~ CKS0: The system clock selection when HLCLK is "0"

000: f<sub>L</sub> 001: f<sub>L</sub> 010: f<sub>H</sub>/64 011: f<sub>H</sub>/32 100: f<sub>H</sub>/16 101: f<sub>H</sub>/8 110: f<sub>H</sub>/4

These three bits are used to select which clock is used as the system clock source. In addition to the system clock source, which can be LIRC, a divided version of the high speed system oscillator can also be chosen as the system clock source.

Bit 4 Unimplemented, read as "0"

111:  $f_H/2$ 

Bit 3 LTO: LIRC System OSC SST ready flag

0: Not ready 1: Ready

This is the low speed system oscillator SST ready flag which indicates when the low speed system oscillator is stable after power on reset or a wake-up has occurred. The flag will change to a high level after t<sub>SST</sub> cycles.

Bit 2 **HTO**: HIRC System OSC SST ready flag

0: Not ready

1: Ready

This is the high speed system oscillator SST ready flag which indicates when the high speed system oscillator is stable after a wake-up has occurred. This flag is cleared to "0" by hardware when the device is powered on and then changes to a high level after the high speed system oscillator is stable. Therefore this flag will always be read as "1" by the application program after device power-on. The flag will be low when in the SLEEP or IDLEO Mode but after power on reset or a wake-up has occurred, the flag will change to a high level after t<sub>SST</sub> clock cycles if the HIRC oscillator is used.

Bit 1 **IDLEN**: IDLE Mode Control

0: Disable

1: Enable

This is the IDLE Mode Control bit and determines what happens when the HALT instruction is executed. If this bit is high, when a HALT instruction is executed the device will enter the IDLE Mode. In the IDLE1 Mode the CPU will stop running but the system clock will continue to keep the peripheral functions operational, if FSYSON bit is high. If FSYSON bit is low, the CPU and the system clock will all stop in IDLE0 mode. If the bit is low the device will enter the SLEEP Mode when a HALT instruction is executed.

Bit 0 HLCLK: System Clock Selection

0:  $f_H/2 \sim f_H/64$  or  $f_L$ 

1: f<sub>H</sub>

This bit is used to select if the  $f_H$  clock or the  $f_{H'}/2 \sim f_{H'}/64$  or  $f_L$  clock is used as the system clock. When the bit is high the  $f_H$  clock will be selected and if low the  $f_{H'}/2 \sim f_{H'}/64$  or  $f_L$  clock will be selected. When system clock switches from the  $f_H$  clock to the  $f_L$  clock and the  $f_H$  clock will be automatically switched off to conserve power.



### **CTRL Register**

| Bit  | 7      | 6 | 5 | 4 | 3 | 2    | 1   | 0   |
|------|--------|---|---|---|---|------|-----|-----|
| Name | FSYSON | _ | _ | _ | _ | LVRF | LRF | WRF |
| R/W  | R/W    | _ | _ | _ | _ | R/W  | R/W | R/W |
| POR  | 0      | _ | _ | _ | _ | ×    | 0   | 0   |

Bit 7 **FSYSON**: f<sub>SYS</sub> Control in IDLE Mode

0: Disable 1: Enable

Bit 6~3 Unimplemented, read as "0"

Bit 2 LVRF: LVR function reset flag

0: Not occur
1: Occurred

This bit is set high when a specific Low Voltage Reset situation condition occurs. This bit can only be cleared to zero by the application program.

Bit 1 LRF: LVRC Control register software reset flag


0: Not occur 1: Occurred

This bit is set high if the LVRC register contains any non defined LVR voltage register values. This in effect acts like a software reset function. This bit can only be cleared to zero by the application program.

Bit 0 WRF: WDT Control register software reset flag

0: Not occur
1: Occurred

This bit is set high by the WDT Control register software reset and cleared by the application program. Note that this bit can only be cleared to zero by the application program.



Rev. 1.30 46 December 14, 2016



# **Operating Mode Switching**

The device can switch between operating modes dynamically allowing the user to select the best performance/power ratio for the present task in hand. In this way microcontroller operations that do not require high performance can be executed using slower clocks thus requiring less operating current and prolonging battery life in portable applications.


In simple terms, Mode Switching between the NORMAL Mode and SLOW Mode is executed using the HLCLK bit and CKS2~CKS0 bits in the SMOD register while Mode Switching from the NORMAL/SLOW Modes to the SLEEP/IDLE Modes is executed via the HALT instruction. When a HALT instruction is executed, whether the device enters the IDLE Mode or the SLEEP Mode is determined by the condition of the IDLEN bit in the SMOD register and FSYSON in the CTRL register.

When the HLCLK bit switches to a low level, which implies that clock source is switched from the high speed clock source,  $f_H$ , to the clock source,  $f_H/2 \sim f_H/64$  or  $f_L$ . If the clock is from the  $f_L$ , the high speed clock source will stop running to conserve power. When this happens it must be noted that the  $f_H/16$  and  $f_H/64$  internal clock sources will also stop running, which may affect the operation of other internal functions such as the TMs. The accompanying flowchart shows what happens when the device moves between the various operating modes.

#### **NORMAL Mode to SLOW Mode Switching**

When running in the NORMAL Mode, which uses the high speed system oscillator, and therefore consumes more power, the system clock can switch to run in the SLOW Mode by setting the HLCLK bit to "0" and setting the CKS2~CKS0 bits to "000" or "001" in the SMOD register. This will then use the low speed system oscillator which will consume less power. Users may decide to do this for certain operations which do not require high performance and can subsequently reduce power consumption.

The SLOW Mode is sourced from the LIRC oscillator and therefore requires this oscillator to be stable before full mode switching occurs. This is monitored using the LTO bit in the SMOD register.




Rev. 1.30 47 December 14, 2016



### **SLOW Mode to NORMAL Mode Switching**

In SLOW Mode the system uses LIRC low speed system oscillator. To switch back to the NORMAL Mode, where the high speed system oscillator is used, the HLCLK bit should be set to "1" or HLCLK bit is "0", but CKS2~CKS0 is set to "010", "011", "100", "101", "110" or "111". As a certain amount of time will be required for the high frequency clock to stabilise, the status of the HTO bit is checked. The amount of time required for high speed system oscillator stabilization depends upon which high speed system oscillator type is used.



Rev. 1.30 48 December 14, 2016



### **Entering the SLEEP Mode**

There is only one way for the device to enter the SLEEP Mode and that is to execute the "HALT" instruction in the application program with the IDLEN bit in SMOD register equal to "0" and the WDT or LVD on. When this instruction is executed under the conditions described above, the following will occur:

- The system clock and Time Base clock will be stopped and the application program will stop at the "HALT" instruction, but the WDT or LVD will remain with the clock source coming from the f<sub>L</sub> clock.
- The Data Memory contents and registers will maintain their present condition.
- The WDT will be cleared and resume counting
- The I/O ports will maintain their present conditions.
- In the status register, the Power Down flag, PDF, will be set and the Watchdog time-out flag, TO, will be cleared.

### **Entering the IDLE0 Mode**

There is only one way for the device to enter the IDLE0 Mode and that is to execute the "HALT" instruction in the application program with the IDLEN bit in SMOD register equal to "1" and the FSYSON bit in CTRL register equal to "0". When this instruction is executed under the conditions described above, the following will occur:

- The system clock will be stopped and the application program will stop at the "HALT" instruction, but the Time Base clock  $f_{TBC}$  and the low frequency  $f_L$  clock will be on.
- The Data Memory contents and registers will maintain their present condition.
- The WDT will be cleared and resume counting.
- The I/O ports will maintain their present conditions.
- In the status register, the Power Down flag, PDF, will be set and the Watchdog time-out flag, TO, will be cleared.

#### **Entering the IDLE1 Mode**

There is only one way for the device to enter the IDLE1 Mode and that is to execute the "HALT" instruction in the application program with the IDLEN bit in SMOD register equal to "1" and the FSYSON bit in CTRL register equal to "1". When this instruction is executed under the conditions described above, the following will occur:

- The system clock and Time Base clock and  $f_{TBC}$  and the low frequency  $f_L$  will be on and the application program will stop at the "HALT" instruction.
- The Data Memory contents and registers will maintain their present condition.
- · The WDT will be cleared and resume counting.
- The I/O ports will maintain their present conditions.
- In the status register, the Power Down flag, PDF, will be set and the Watchdog time-out flag, TO, will be cleared.

Rev. 1.30 49 December 14, 2016



# **Standby Current Considerations**

As the main reason for entering the SLEEP or IDLE Mode is to keep the current consumption of the device to as low a value as possible, perhaps only in the order of several micro-amps except in the IDLE1 Mode, there are other considerations which must also be taken into account by the circuit designer if the power consumption is to be minimised. Special attention must be made to the I/O pins on the device. All high-impedance input pins must be connected to either a fixed high or low level as any floating input pins could create internal oscillations and result in increased current consumption. This also applies to devices which have different package types, as there may be unbonbed pins. These must either be setup as outputs or if setup as inputs must have pull-high resistors connected.

Care must also be taken with the loads, which are connected to I/O pins, which are setup as outputs. These should be placed in a condition in which minimum current is drawn or connected only to external circuits that do not draw current, such as other CMOS inputs. In the IDLE1 Mode the system oscillator is on, if the system oscillator is from the high speed system oscillator, the additional standby current will also be perhaps in the order of several hundred micro-amps.

# Wake-up

After the system enters the SLEEP or IDLE Mode, it can be woken up from one of various sources listed as follows:

- · An external falling edge on Port A
- A system interrupt
- · A WDT overflow

If the device is woken up by a WDT overflow, a Watchdog Timer reset will be initiated. The actual source of the wake-up can be determined by examining the TO and PDF flags. The PDF flag is cleared by a system power-up or executing the clear Watchdog Timer instructions and is set when executing the "HALT" instruction. The TO flag is set if a WDT time-out occurs, and causes a wake-up that only resets the Program Counter and Stack Pointer, the other flags remain in their original status

Each pin on Port A can be setup using the PAWU register to permit a negative transition on the pin to wake-up the system. When a Port A pin wake-up occurs, the program will resume execution at the instruction following the "HALT" instruction. If the system is woken up by an interrupt, then two possible situations may occur. The first is where the related interrupt is disabled or the interrupt is enabled but the stack is full, in which case the program will resume execution at the instruction following the "HALT" instruction. In this situation, the interrupt which woke-up the device will not be immediately serviced, but will rather be serviced later when the related interrupt is finally enabled or when a stack level becomes free. The other situation is where the related interrupt is enabled and the stack is not full, in which case the regular interrupt response takes place. If an interrupt request flag is set high before entering the SLEEP or IDLE Mode, the wake-up function of the related interrupt will be disabled.

Rev. 1.30 50 December 14, 2016



# **Watchdog Timer**

The Watchdog Timer is provided to prevent program malfunctions or sequences from jumping to unknown locations, due to certain uncontrollable external events such as electrical noise.

# **Watchdog Timer Clock Source**

The Watchdog Timer clock source is provided by the internal  $f_L$  clock which is in turn supplied by the LIRC oscillator. The Watchdog Timer source clock is then subdivided by a ratio of  $2^8$  to  $2^{18}$  to give longer timeouts, the actual value being chosen using the WS2~WS0 bits in the WDTC register. The LIRC internal oscillator has an approximate period of 32kHz at a supply voltage of 5V. However, it should be noted that this specified internal clock period can vary with  $V_{DD}$ , temperature and process variations.

## **Watchdog Timer Control Register**

A single register, WDTC, controls the required timeout period as well as the enable/disable operation. The WDTC register is initiated to 01010011B at any reset but keeps unchanged at the WDT time-out occurrence in a power down state.

# **WDTC Register**

| Bit  | 7   | 6   | 5   | 4   | 3   | 2   | 1   | 0   |
|------|-----|-----|-----|-----|-----|-----|-----|-----|
| Name | WE4 | WE3 | WE2 | WE1 | WE0 | WS2 | WS1 | WS0 |
| R/W  | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| POR  | 0   | 1   | 0   | 1   | 0   | 0   | 1   | 1   |

bit  $7 \sim 3$  **WE4** ~ **WE0**: WDT enable bit

10101 or 01010: Enabled Other: Reset MCU

If these bits are changed due to adverse environmental conditions, the microcontroller will be reset. The reset operation will be activated after 2~3 LIRC clock cycles and the WRF bit in the CTRL register will be set high.

bit 2~0 WS2 ~ WS0: Select WDT Timeout Period

000: 28/fs

001:  $2^{10}/f_S$ 

010:  $2^{12}/f_S$ 

011: 214/fs

100: 215/fs

 $101: 2^{16}/f_S$ 

110:  $2^{17}/f_S$ 

110.  $2^{-1}$ Is 111:  $2^{18}$ /fs

These three bits determine the division ratio of the Watchdog Timer source clock, which in turn determines the timeout period.

Rev. 1.30 51 December 14, 2016



#### **CTRL Register**

| Bit  | 7      | 6 | 5 | 4 | 3 | 2    | 1   | 0   |
|------|--------|---|---|---|---|------|-----|-----|
| Name | FSYSON | _ | _ | _ | _ | LVRF | LRF | WRF |
| R/W  | R/W    | _ | _ | _ | _ | R/W  | R/W | R/W |
| POR  | 0      | _ | _ | _ | _ | ×    | 0   | 0   |

Bit 7 FSYSON: f<sub>SYS</sub> Control IDLE Mode

Describe elsewhere

Bit 6~3 Unimplemented, read as "0" Bit 2 LVRF: LVR function reset flag

Describe elsewhere

Bit 1 LRF: LVR Control register software reset flag

Describe elsewhere

Bit 0 WRF: WDT Control register software reset flag

0: Not occur 1: Occurred

This bit is set high by the WDT Control register software reset and cleared by the application program. Note that this bit can only be cleared to zero by the application

program.

# **Watchdog Timer Operation**

The Watchdog Timer operates by providing a device reset when its timer overflows. This means that in the application program and during normal operation the user has to strategically clear the Watchdog Timer before it overflows to prevent the Watchdog Timer from executing a reset. This is done using the clear watchdog instructions. If the program malfunctions for whatever reason, jumps to an unknown location, or enters an endless loop, these clear instructions will not be executed in the correct manner, in which case the Watchdog Timer will overflow and reset the device. There are five bits, WE4~WE0, in the WDTC register to offer enable and reset control of the Watchdog Timer. When the WE4~WE0 bits value are equal to 01010B or 10101B, the WDT function is enabled. However, if the WE4~WE0 bits are changed to any other values except 01010B and 10101B, which could be caused by adverse environmental conditions such as noise, it will reset the microcontroller after 2~3 LIRC clock cycles. After power on these bits will have a value of 01010B.

| WE4 ~ WE0 Bits   | WDT Function |
|------------------|--------------|
| 01010B or 10101B | Enable       |
| Any other value  | Reset MCU    |

# Watchdog Timer Enable/Disable Control


Under normal program operation, a Watchdog Timer time-out will initialise a device reset and set the status bit TO. However, if the system is in the SLEEP or IDLE Mode, when a Watchdog Timer time-out occurs, the TO bit in the status register will be set and only the Program Counter and Stack Pointer will be reset. Three methods can be adopted to clear the contents of the Watchdog Timer. The first is a WDT reset, which means a certain value is written into the WE4~WE0 bit filed except 01010B and 10101B, the second is using the Watchdog Timer software clear instructions and the third is via a HALT instruction.

There is only one method of using software instruction to clear the Watchdog Timer. That is to use the single "CLR WDT" instruction to clear the WDT.

The maximum time-out period is when the 2<sup>18</sup> division ratio is selected. As an example, with a 32 kHz LIRC oscillator as its source clock, this will give a maximum watchdog period of around 8 seconds for the 2<sup>18</sup> division ratio, and a minimum timeout of 7.8ms for the 2<sup>8</sup> division ration.

Rev. 1.30 52 December 14, 2016





### Reset and Initialisation

A reset function is a fundamental part of any microcontroller ensuring that the device can be set to some predetermined condition irrespective of outside parameters. The most important reset condition is after power is first applied to the microcontroller. In this case, internal circuitry will ensure that the microcontroller, after a short delay, will be in a well defined state and ready to execute the first program instruction. After this power-on reset, certain important internal registers will be set to defined states before the program commences. One of these registers is the Program Counter, which will be reset to zero forcing the microcontroller to begin program execution from the lowest Program Memory address.


Another type of reset is when the Watchdog Timer overflows and resets the microcontroller. All types of reset operations result in different register conditions being setup. Another reset exists in the form of a Low Voltage Reset, LVR, where a full reset is implemented in situations where the power supply voltage falls below a certain threshold.

## **Reset Functions**

There are four ways in which a microcontroller reset can occur, through events occurring internally:

· Power-on Reset

The most fundamental and unavoidable reset is the one that occurs after power is first applied to the microcontroller. As well as ensuring that the Program Memory begins execution from the first memory address, a power-on reset also ensures that certain other registers are preset to known conditions. All the I/O port and port control registers will power up in a high condition ensuring that all pins will be first set to inputs.



Note: t<sub>RSTD</sub> is power-on delay, typical time=16.7ms **Power-On Reset Timing Chart** 


Rev. 1.30 53 December 14, 2016



#### • Low Voltage Reset - LVR

The microcontroller contains a low voltage reset circuit in order to monitor the supply voltage of the device. The LVR function is always enabled with a specific LVR voltage,  $V_{LVR}$ . If the supply voltage of the device drops to within a range of  $0.9V\sim V_{LVR}$  such as might occur when changing the battery, the LVR will automatically reset the device internally and the LVRF bit in the CTRL register will also be set high. For a valid LVR signal, a low voltage, i.e., a voltage in the range between  $0.9V\sim V_{LVR}$  must exist for greater than the value  $t_{LVR}$  specified in the LVD&LVR characteristics. If the low voltage state does not exceed this value, the LVR will ignore the low supply voltage and will not perform a reset function.

The actual  $V_{LVR}$  is fixed at a value of 2.55V. However, the LVS7~LVS0 bits still have effects on the LVR function. If the LVS7~LVS0 bits are changed to any other value except some certain values defined in the LVRC register by the environmental noise, the LVR will reset the device after 2~3 LIRC clock cycles. When this happens, the LRF bit in the CTRL register will be set high. After power on the register will have the value of 01010101B. Note that the LVR function will be automatically disabled when the device enters the power down mode.



Note:t<sub>RSTD</sub> is power-on delay, typical time=16.7ms Low Voltage Reset Timing Chart

#### · LVRC Register

| Bit  | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
|------|------|------|------|------|------|------|------|------|
| Name | LVS7 | LVS6 | LVS5 | LVS4 | LVS3 | LVS2 | LVS1 | LVS0 |
| R/W  | R/W  | R/W  | R/W  | R/W  | R    | R    | R/W  | R/W  |
| POR  | 0    | 1    | 0    | 1    | 0    | 1    | 0    | 1    |

Bit  $7 \sim 0$  LVS7 ~ LVS0: LVR Voltage Select control

01010101: 2.55V 00110011: 2.55V 10011001: 2.55V 10101010: 2.55V

Any other value: Generates MCU reset - register is reset to POR value

When an actual low voltage condition occurs, an MCU reset will be generated. The reset operation will be activated after 2~3 LIRC clock cycles. In this situation this register contents will remain the same after such a reset occurs.

Any register value, other than the defined value above, will also result in the generation of an MCU reset. The reset operation will be activated after 2~3 LIRC clock cycles. However in this situation this register contents will be reset to the POR value.

Rev. 1.30 54 December 14, 2016



#### CTRL Register

| Bit  | 7      | 6 | 5 | 4 | 3 | 2    | 1   | 0   |
|------|--------|---|---|---|---|------|-----|-----|
| Name | FSYSON | _ | _ | _ | _ | LVRF | LRF | WRF |
| R/W  | R/W    | _ | _ | _ | _ | R/W  | R/W | R/W |
| POR  | 0      | _ | _ | _ | _ | ×    | 0   | 0   |

Bit 7 **FSYSON**: f<sub>SYS</sub> Control IDLE Mode

Describe elsewhere

Bit 6~3 Unimplemented, read as "0"

Bit 2 LVRF: LVR function reset flag

0: Not occur
1: Occurred

This bit is set high when a specific Low Voltage Reset situation condition occurs. This bit can only be cleared to zero by the application program.

Bit 1 LRF: LVR Control register software reset flag

0: Not occur
1: Occurred


This bit is set high if the LVRC register contains any non defined LVR voltage register values. This in effect acts like a software reset function. This bit can only be cleared to zero by the application program.

Bit 0 WRF: WDT Control register software reset flag

Describe elsewhere

Watchdog Time-out Reset during Normal Operation
 The Watchdog time-out Reset during normal operation is the same as a LVR reset except that the

The Watchdog time-out Reset during normal operation is the same as a LVR reset except that the Watchdog time-out flag TO will be set high.




Note: t<sub>RSTD</sub> is power-on delay, typical time=16.7ms

### **WDT Time-out Reset during Normal Operation Timing Chart**

• Watchdog Time-out Reset during SLEEP or IDLE Mode

The Watchdog time-out Reset during SLEEP or IDLE Mode is a little different from other kinds of reset. Most of the conditions remain unchanged except that the Program Counter and the Stack Pointer will be cleared to zero and the TO flag will be set high. Refer to the A.C. Characteristics for  $t_{\text{SST}}$  details.



WDT Time-out Reset during SLEEP or IDLE Timing Chart

Rev. 1.30 55 December 14, 2016



### **Reset Initial Conditions**

The different types of reset described affect the reset flags in different ways. These flags, known as PDF and TO are located in the status register and are controlled by various microcontroller operations, such as the SLEEP or IDLE Mode function or Watchdog Timer. The reset flags are shown in the table:

| то | PDF | RESET Conditions  |
|----|-----|---|
| 0  | 0   | Power-on reset  |
| u  | u   | LVR reset during NORMAL or SLOW Mode operation          |
| 1  | u   | WDT time-out reset during NORMAL or SLOW Mode operation |
| 1  | 1   | WDT time-out reset during IDLE or SLEEP Mode operation  |

Note: "u" stands for unchanged

The following table indicates the way in which the various components of the microcontroller are affected after a power-on reset occurs.

| Item               | Condition After RESET  |
|--------------------|--|
| Program Counter    | Reset to zero  |
| Interrupts         | All interrupts will be disabled                                  |
| WDT                | Clear after reset, WDT begins counting                           |
| Timer Modules      | Timer Modules will be turned off                                 |
| Input/Output Ports | I/O ports will be setup as inputs and AN0~AN13 as A/D input pins |
| Stack Pointer      | Stack Pointer will point to the top of the stack                 |

The different kinds of resets all affect the internal registers of the microcontroller in different ways. To ensure reliable continuation of normal program execution after a reset occurs, it is important to know what condition the microcontroller is in after a particular reset occurs. The following table describes how each type of reset affects each of the microcontroller internal registers.

| Register | Reset<br>(Power On) | WDT Time-out (Normal Operation) | LVR Reset | WDT Time-out<br>(SLEEP/IDLE) |
|----------|---------------------|---------------------------------|-----------|------------------------------|
| MP0      | xxxx xxxx           | xxxx xxxx                       | xxxx xxxx | uuuu uuuu                    |
| MP1      | XXXX XXXX           | XXXX XXXX                       | xxxx xxxx | uuuu uuuu                    |
| BP       | 0                   | 0                               | 0         | u                            |
| ACC      | XXXX XXXX           | uuuu uuuu                       | uuuu uuuu | uuuu uuuu                    |
| PCL      | 0000 0000           | 0000 0000                       | 0000 0000 | 0000 0000                    |
| TBLP     | xxxx xxxx           | uuuu uuuu                       | uuuu uuuu | uuuu uuuu                    |
| TBLH     | XXXX XXXX           | uuuu uuuu                       | uuuu uuuu | uuuu uuuu                    |
| ТВНР     | X X X X             | uuuu                            | uuuu      | uuuu                         |
| STATUS   | 00 xxxx             | 1u uuuu                         | uu uuuu   | 11 uuuu                      |
| SMOD     | 110- 0010           | 110- 0010                       | 110- 0010 | uuu- uuuu                    |
| LVDC     | 00 -000             | 00 -000                         | 00 -000   | u u - u u u                  |
| INTEG    | 00 0000             | 00 0000                         | 00 0000   | uu uuuu                      |
| INTC0    | -000 0000           | -000 0000                       | -000 0000 | -uuu uuuu                    |
| INTC1    | 0000 0000           | 0000 0000                       | 0000 0000 | uuuu uuuu                    |
| INTC2    | 0000 0000           | 0000 0000                       | 0000 0000 | uuuu uuuu                    |
| INTC3    | 0000 0000           | 0000 0000                       | 0000 0000 | uuuu uuuu                    |
| MFI0     | -000 -000           | -000 -000                       | -000 -000 | -uuu -uuu                    |
| MFI1     | 0000                | 0000                            | 0000      | uuuu                         |
| MFI2     | 0000                | 0000                            | 0000      | uuuu                         |
| MFI3     | 0000                | 0000                            | 0000      | uuuu                         |
| PA       | 1111 1111           | 1111 1111                       | 1111 1111 | uuuu uuuu                    |
| PAC      | 1111 1111           | 1111 1111                       | 1111 1111 | uuuu uuuu                    |

Rev. 1.30 56 December 14, 2016



|           | (Normal Operation)  |           | (SLEEP/IDLE) |
|-----------|---|-----------|--------------|
| 0000 0000 | 0000 0000   | 0000 0000 | uuuu uuuu    |
| 0000 0000 | 0000 0000   | 0000 0000 | uuuu uuuu    |
| 1 1111    | 1 1111  | 1 1111    | u uuuu       |
| 1 1111    | 1 1111  | 1 1111    | u uuuu       |
| 0 0000    | 0 0000  | 0 0000    | u uuuu       |
| -111 1111 | -111 1111   | -111 1111 | -uuu uuuu    |
| -111 1111 | -111 1111   | -111 1111 | -uuu uuuu    |
| -000 0000 | -000 0000   | -000 0000 | -uuu uuuu    |
| 11 1111   | 11 1111   | 11 1111   | uu uuuu      |
| 11 1111   | 11 1111   | 11 1111   | uu uuuu      |
| 00 0000   | 00 0000   | 00 0000   | uu uuuu      |
| 1100 0000 | 1100 0000   | 1100 0000 | uuuu uuuu    |
| 1100 0000 | 1100 0000   | 1100 0000 | uuuu uuuu    |
| 0101 0011 | 0101 0011   | 0101 0011 | uuuu uuuu    |
| 0011 -111 | 0011 -111   | 0011 -111 | uuuu -uuu    |
| 00 0000   | 00 0000   | 00 0000   | uu uuuu      |
| 0000 0000 | 0000 0000   | 0000 0000 | uuuu uuuu    |
|           |   | 0000      | uuuu         |
|           |   |           |              |
| x x x x   | x x x x   | X X X X   | u u u u      |
| xxxx xxxx | xxxx xxxx   | xxxx xxxx | uuuu uuuu    |
| xxxx xxxx | xxxx xxxx   | xxxx xxxx | uuuu uuuu    |
|           | x x x x   | x x x x   | uuuu         |
| 0110 0000 | 0110 0000   | 0110 0000 | uuuu uuuu    |
| 00-0 -000 | 00-0 -000   | 00-0 -000 | uu-u -uuu    |
| 1111 1111 | 1111 1111   | 1111 1111 | uuuu uuuu    |
| 11 1111   | 11 1111   | 11 1111   | uu uuuu      |
| 0 x 0 0   | 0000  | 0000      | uuuu         |
| 0101 0101 | 0101 0101   | 0101 0101 | uuuu uuuu    |
| 0000 0    | 0000 0  | 0000 0    | uuuu u       |
| 0000 0000 | 0000 0000   | 0000 0000 | uuuu uuuu    |
| 0000 0000 | 0000 0000   | 0000 0000 | uuuu uuuu    |
| 0000 0000 | 0000 0000   | 0000 0000 | uuuu uuuu    |
| 0000 0000 | 0000 0000   | 0000 0000 | uuuu uuuu    |
| 0000 0000 | 0000 0000   | 0000 0000 | uuuu uuuu    |
| 0000 0000 | 0000 0000   | 0000 0000 | uuuu uuuu    |
| 0000 0    | 0000 0  | 0000 0    | uuuu u       |
| 0000 0000 | 0000 0000   | 0000 0000 | uuuu uuuu    |
| 0000 0000 | 0000 0000   | 0000 0000 | uuuu uuuu    |
|           |   |           | u u          |
|           |   |           | uuuu uuuu    |
|           |   |           | u u          |
|           |   |           |              |
|           |   |           | u u          |
|           |   |           | uuuu u       |
|           | 1 11110 0000 -111 1111 -111 1111 -111 1111 -111 111111 111100 0000 1100 0000 1100 0000 1100 0000 0101 0011 0011 -11100 0000 0000 0000 0000 0000 xxxx xxxx xxxx  xxxx xxxx  xxxx  0110 0000 00-0 -000 1111 111111 1111 0x00 0101 0101 0000 0 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 | 1 1111    | 1 11111      |



| Register | Reset<br>(Power On) | WDT Time-out (Normal Operation) | LVR Reset | WDT Time-out<br>(SLEEP/IDLE) |
|----------|---------------------|---------------------------------|-----------|------------------------------|
| TM2C1    | 0000 0000           | 0000 0000                       | 0000 0000 | uuuu uuuu                    |
| TM2DL    | 0000 0000           | 0000 0000                       | 0000 0000 | uuuu uuuu                    |
| TM2DH    | 0 0                 | 0 0                             | 00        | u u                          |
| TM2AL    | 0000 0000           | 0000 0000                       | 0000 0000 | uuuu uuuu                    |
| TM2AH    | 0 0                 | 0 0                             | 00        | u u                          |
| TM2RPL   | 0000 0000           | 0000 0000                       | 0000 0000 | uuuu uuuu                    |
| TM2RPH   | 00                  | 0 0                             | 00        | u u                          |
| TM3C0    | 0000 0              | 0000 0                          | 0000 0    | uuuu u                       |
| TM3C1    | 0000 0000           | 0000 0000                       | 0000 0000 | uuuu uuuu                    |
| TM3DL    | 0000 0000           | 0000 0000                       | 0000 0000 | uuuu uuuu                    |
| TM3DH    | 0 0                 | 0 0                             | 0 0       | u u                          |
| TM3AL    | 0000 0000           | 0000 0000                       | 0000 0000 | uuuu uuuu                    |
| TM3AH    | 0 0                 | 0 0                             | 0 0       | u u                          |
| TM3RPL   | 0000 0000           | 0000 0000                       | 0000 0000 | uuuu uuuu                    |
| TM3RPH   | 0 0                 | 0 0                             | 0 0       | u u                          |
| CPR0     | 0 0000              | 0 0000                          | 0 0000    | u uuuu                       |
| CPR1     | 0 0000              | 0 0000                          | 0 0000    | u uuuu                       |
| SCOMC    | 0000 0000           | 0000 0000                       | 0000 0000 | uuuu uuuu                    |
| PRM      | -000 0000           | -000 0000                       | -000 0000 | -uuu uuuu                    |
| OVPDA    | 0000 0000           | 0000 0000                       | 0000 0000 | uuuu uuuu                    |
| UVPDA    | 0000 0000           | 0000 0000                       | 0000 0000 | uuuu uuuu                    |
| OUVPC0   | x000 -000           | x000 -000                       | x000 -000 | uuuu -uuu                    |
| OUVPC1   | x00000              | x00000                          | x00000    | uuuuuu                       |
| OUVPC2   | 0000 0000           | 0000 0000                       | 0000 0000 | uuuu uuuu                    |
| OCP0C0   | 0000 0000           | 0000 0000                       | 0000 0000 | uuuu uuuu                    |
| OCP0C1   | x000 0000           | x000 0000                       | x000 0000 | uuuu uuuu                    |
| OCP0DA   | 0000 0000           | 0000 0000                       | 0000 0000 | uuuu uuuu                    |
| A0CAL    | 0010 0000           | 0010 0000                       | 0010 0000 | uuuu uuuu                    |
| C0CAL    | x001 0000           | x001 0000                       | x001 0000 | uuuu uuuu                    |
| OCP1C0   | 0000 0000           | 0000 0000                       | 0000 0000 | uuuu uuuu                    |
| OCP1C1   | x000 0000           | x000 0000                       | x000 0000 | uuuu uuuu                    |
| OCP1DA   | 0000 0000           | 0000 0000                       | 0000 0000 | uuuu uuuu                    |
| A1CAL    | 0010 0000           | 0010 0000                       | 0010 0000 | uuuu uuuu                    |
| C1CAL    | x001 0000           | x001 0000                       | x001 0000 | uuuu uuuu                    |
| OCPPC    | 00 1111             | 00 1111                         | 00 1111   | uu uuuu                      |
| ADUDA0   | 0000 0000           | 0000 0000                       | 0000 0000 | uuuu uuuu                    |
| ADUDA1   | 0000 0000           | 0000 0000                       | 0000 0000 | uuuu uuuu                    |
| ADUC0    | -000 0000           | -000 0000                       | -000 0000 | -uuu uuuu                    |
| ADUC1    | 00 00-0             | 00 00-0                         | 00 00-0   | uu uu-u                      |
| ADUC2    | 00 0000             | 00 0000                         | 00 0000   | uu uuuu                      |

Note: "-" not implement
"u" stands for "unchanged" "x" stands for "unknown"



# **Input/Output Ports**

Holtek microcontrollers offer considerable flexibility on their I/O ports. With the input or output designation of every pin fully under user program control, pull-high selections for all ports and wake-up selections on certain pins, the user is provided with an I/O structure to meet the needs of a wide range of application possibilities.

The device provides bidirectional input/output lines labeled with port names PA~PD. These I/O ports are mapped to the RAM Data Memory with specific addresses as shown in the Special Purpose Data Memory table. All of these I/O ports can be used for input and output operations. For input operation, these ports are non-latching, which means the inputs must be ready at the T2 rising edge of instruction "MOV A, [m]", where m denotes the port address. For output operation, all the data is latched and remains unchanged until the output latch is rewritten.

| Register |    |    |    | В  | it |    |    |    |
|----------|----|----|----|----|----|----|----|----|
| Name     | 7  | 6  | 5  | 4  | 3  | 2  | 1  | 0  |
| PA       | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| PAC      | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| PAPU     | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| PAWU     | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| PB       | _  | _  | _  | D4 | D3 | D2 | D1 | D0 |
| PBC      | _  | _  | _  | D4 | D3 | D2 | D1 | D0 |
| PBPU     | _  | _  | _  | D4 | D3 | D2 | D1 | D0 |
| PC       | _  | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| PCC      | _  | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| PCPU     | _  | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| PD       | _  | _  | D5 | D4 | D3 | D2 | D1 | D0 |
| PDC      | _  | _  | D5 | D4 | D3 | D2 | D1 | D0 |
| PDPU     | _  | _  | D5 | D4 | D3 | D2 | D1 | D0 |

Note: The I/O lines, PB1~PB4 and PD1, are not connected to the external pins for the HT45FH4N device.

### **Pull-high Resistors**

Many product applications require pull-high resistors for their switch inputs usually requiring the use of an external resistor. To eliminate the need for these external resistors, all I/O pins, when configured as an input have the capability of being connected to an internal pull-high resistor. These pull-high resistors are selected using registers PAPU~PDPU, and are implemented using weak PMOS transistors.

### **PAPU Register**

| Bit  | 7   | 6   | 5   | 4   | 3   | 2   | 1   | 0   |
|------|-----|-----|-----|-----|-----|-----|-----|-----|
| Name | D7  | D6  | D5  | D4  | D3  | D2  | D1  | D0  |
| R/W  | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| POR  | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   |

Bit  $7 \sim 0$  I/O Port A bit 7~ bit 0 Pull-High Control

0: Disable 1: Enable



### **PBPU Register**

| Bit  | 7 | 6 | 5 | 4   | 3   | 2   | 1   | 0   |
|------|---|---|---|-----|-----|-----|-----|-----|
| Name | _ | _ | _ | D4  | D3  | D2  | D1  | D0  |
| R/W  | _ | _ | _ | R/W | R/W | R/W | R/W | R/W |
| POR  | _ | _ | _ | 0   | 0   | 0   | 0   | 0   |

bit  $7 \sim 5$  Unimplemented, read as "0"

Bit  $4 \sim 0$  I/O Port B bit  $4 \sim$  bit 0 Pull-High Control

0: Disable 1: Enable

### **PCPU Register**

| Bit  | 7 | 6   | 5   | 4   | 3   | 2   | 1   | 0   |
|------|---|-----|-----|-----|-----|-----|-----|-----|
| Name | _ | D6  | D5  | D4  | D3  | D2  | D1  | D0  |
| R/W  | _ | R/W |
| POR  | _ | 0   | 0   | 0   | 0   | 0   | 0   | 0   |

bit 7 Unimplemented, read as "0"

Bit 6 ~ 0 I/O Port B bit6~ bit 0 Pull-High Control

0: Disable 1: Enable

### **PDPU Register**

| Bit  | 7 | 6 | 5   | 4   | 3   | 2   | 1   | 0   |
|------|---|---|-----|-----|-----|-----|-----|-----|
| Name | _ | _ | D5  | D4  | D3  | D2  | D1  | D0  |
| R/W  | _ | _ | R/W | R/W | R/W | R/W | R/W | R/W |
| POR  | _ | _ | 0   | 0   | 0   | 0   | 0   | 0   |

Bit 7~6 Unimplemented, read as "0"

Bit 5~0 I/O Port B bit5~ bit 0 Pull-High Control

0: Disable 1: Enable

# Port A Wake-up

The HALT instruction forces the microcontroller into the SLEEP or IDLE Mode which preserves power, a feature that is important for battery and other low-power applications. Various methods exist to wake-up the microcontroller, one of which is to change the logic condition on one of the Port A pins from high to low. This function is especially suitable for applications that can be woken up via external switches. Each pin on Port A can be selected individually to have this wake-up feature using the PAWU register.

### **PAWU Register**

| Bit  | 7   | 6   | 5   | 4   | 3   | 2   | 1   | 0   |
|------|-----|-----|-----|-----|-----|-----|-----|-----|
| Name | D7  | D6  | D5  | D4  | D3  | D2  | D1  | D0  |
| R/W  | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| POR  | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   |

Bit  $7 \sim 0$  I/O Port A bit  $7 \sim$  bit 0 Wake Up Control

0: Disable 1: Enable

Rev. 1.30 60 December 14, 2016



# I/O Port Control Registers

Each I/O port has its own control register known as PAC~PDC, to control the input/output configuration. With this control register, each CMOS output or input can be reconfigured dynamically under software control. Each pin of the I/O ports is directly mapped to a bit in its associated port control register. For the I/O pin to function as an input, the corresponding bit of the control register must be written as a "1". This will then allow the logic state of the input pin to be directly read by instructions. When the corresponding bit of the control register is written as a "0", the I/O pin will be setup as a CMOS output. If the pin is currently setup as an output, instructions can still be used to read the output register. However, it should be noted that the program will in fact only read the status of the output data latch and not the actual logic status of the output pin.

## **PAC Register**

| Bit  | 7   | 6   | 5   | 4   | 3   | 2   | 1   | 0   |
|------|-----|-----|-----|-----|-----|-----|-----|-----|
| Name | D7  | D6  | D5  | D4  | D3  | D2  | D1  | D0  |
| R/W  | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| POR  | 1   | 1   | 1   | 1   | 1   | 1   | 1   | 1   |

Bit  $7 \sim 0$  I/O Port A bit  $7 \sim$  bit 0 Input/Output Control

0: Output 1: Input

### **PBC Register**

| Bit  | 7 | 6 | 5 | 4   | 3   | 2   | 1   | 0   |
|------|---|---|---|-----|-----|-----|-----|-----|
| Name | _ | _ | _ | D4  | D3  | D2  | D1  | D0  |
| R/W  | _ | _ | _ | R/W | R/W | R/W | R/W | R/W |
| POR  | _ | _ | _ | 1   | 1   | 1   | 1   | 1   |

Bit 7~5 Unimplemented, read as "0"

Bit 4~0 I/O Port B bit 4~bit 0 Input/Output Control

0: Output 1: Input

#### **PCC Register**

| Bit  | 7 | 6   | 5   | 4   | 3   | 2   | 1   | 0   |
|------|---|-----|-----|-----|-----|-----|-----|-----|
| Name | _ | D6  | D5  | D4  | D3  | D2  | D1  | D0  |
| R/W  | _ | R/W |
| POR  | _ | 1   | 1   | 1   | 1   | 1   | 1   | 1   |

Bit 7 Unimplemented, read as "0"

Bit 6~0 I/O Port C bit 6~bit 0 Input/Output Control

0: Output 1: Input



### **PDC Register**

| Bit  | 7 | 6 | 5   | 4   | 3   | 2   | 1   | 0   |
|------|---|---|-----|-----|-----|-----|-----|-----|
| Name | _ | _ | D5  | D4  | D3  | D2  | D1  | D0  |
| R/W  | _ | _ | R/W | R/W | R/W | R/W | R/W | R/W |
| POR  | _ | _ | 1   | 1   | 1   | 1   | 1   | 1   |

Bit 7~6 Unimplemented, read as "0"

Bit 5~0 I/O Port D bit 5~bit 0 Input/Output Control

0: Output 1: Input

As the PB1, PB2 and PD1 are not connected to the external pins, it is recommended to set these pins as I/O output high or output low via the related I/O port control bits.

# **Pin-remapping Functions**

The flexibility of the microcontroller range is greatly enhanced by the use of pins that have more than one function. Limited numbers of pins can force serious design constraints on designers but by supplying pins with multi-functions, many of these difficulties can be overcome. The way in which the pin function of each pin is selected is different for each function and a priority order is established where more than one pin function is selected simultaneously. Additionally there is a PRM register to establish certain pin functions. Generally speaking, the analog function has higher priority than the digital function. However, if more than two analog functions are enabled and the analog signal input comes from the same external pin, the analog input will be internally connected to all of these active analog functional modules.

# Pin-remapping Register

The limited number of supplied pins in a package can impose restrictions on the amount of functions a certain device can contain. However by allowing the same pins to share several different functions and providing a means of function selection, a wide range of different functions can be incorporated into even relatively small package sizes. The device includes PRM register which can select the functions of certain pins.

Rev. 1.30 62 December 14, 2016



# **PRM Register**

| Bit  | 7 | 6        | 5        | 4        | 3        | 2       | 1       | 0       |
|------|---|----------|----------|----------|----------|---------|---------|---------|
| Name | _ | OUT1HPRM | OUT1LPRM | OUT0HPRM | OUT0LPRM | INT2PRM | INT1PRM | INT0PRM |
| R/W  | _ | R/W      | R/W      | R/W      | R/W      | R/W     | R/W     | R/W     |
| POR  | _ | 0        | 0        | 0        | 0        | 0       | 0       | 0       |

Bit 7 Unimplemented, read as "0"

Bit 6 **OUT1HPRM**: OUT1H Pin Remap Control

0: OUT1H on PB2 1: OUT1H on PA4

Bit 5 **OUT1LPRM**: OUT1L Pin Remap Control

0: OUT1L on PB1 1: OUT1L on PB0

Bit 4 **OUT0HPRM**: OUT0H Pin Remap Control

0: OUT0H on PB3 1: OUT0H on PB2

Bit 3 **OUT0LPRM**: OUT0L Pin Remap Control

0: OUT0L on PB4 1: OUT0L on PB1

Bit 2 INT2PRM: INT2 Pin Remap Control

0: INT2 on PA7 1: INT2 on PA4

Bit 1 **INT1PRM**: INT1 Pin Remap Control

0: INT1 on PA6 1: INT1 on PA3

Bit 0 INTOPRM: INTO Pin Remap Control


0: INT0 on PA5 1: INT0 on PA2

For the HT45FH4N device care must be taken when the pin-remapping function is used as the PB1~PB4 I/O lines are not connected to the external pins.




### I/O Pin Structures

The accompanying diagrams illustrate the internal structures of some generic I/O pin types. As the exact logical construction of the I/O pin will differ from these drawings, they are supplied as a guide only to assist with the functional understanding of the I/O pins. The wide range of pin-shared structures does not permit all types to be shown.



**Generic Input/Output Structure** 




A/D Input/Output Structure

Rev. 1.30 64 December 14, 2016



# **Programming Considerations**

Within the user program, one of the first things to consider is port initialisation. After a reset, all of the I/O data and port control registers will be set high. This means that all I/O pins will default to an input state, the level of which depends on the other connected circuitry and whether pull-high selections have been chosen. If the port control registers, PAC~PDC, are then programmed to setup some pins as outputs, these output pins will have an initial high output value unless the associated port data registers, PA~PD, are first programmed. Selecting which pins are inputs and which are outputs can be achieved byte-wide by loading the correct values into the appropriate port control register or by programming individual bits in the port control register using the "SET [m].i" and "CLR [m].i" instructions. Note that when using these bit control instructions, a read-modify-write operation takes place. The microcontroller must first read in the data on the entire port, modify it to the required new bit values and then rewrite this data back to the output ports.



Port A has the additional capability of providing wake-up functions. When the device is in the SLEEP or IDLE Mode, various methods are available to wake the device up. One of these is a high to low transition of any of the Port A pins. Single or multiple pins on Port A can be setup to have this function.

It must be noted that for the HT45FH4N, which contains a level shifter, there are three internal pins, PB1, PB2 and PD1 which are not bonded out to external pins. Because after power on or during programming, these pins could be setup as logic inputs, it is recommended that these three pins are connected to internal pull high resistors to prevent them from floating and thus consuming power.

Rev. 1.30 65 December 14, 2016



# **Timer Modules - TM**

One of the most fundamental functions in any microcontroller device is the ability to control and measure time. To implement time related functions the device includes several Timer Modules, abbreviated to the name TM. The TMs are multi-purpose timing units and serve to provide operations such as Timer/Counter, Input Capture, Compare Match Output and Single Pulse Output as well as being the functional unit for the generation of PWM signals. Each of the TMs has two individual interrupts. The addition of input and output pins for each TM ensures that users are provided with timing units with a wide and flexible range of features.

The common features of the different TM types are described here with more detailed information provided in the individual Standard and Periodic TM section.

#### Introduction

The device contains a 16-bit Standard TM and three 10-bit Periodic TMs, each TM having a reference name of TM0, TM1, TM2 and TM3. Although similar in nature, the different TM types vary in their feature complexity. The common features to the Standard and Periodic TMs will be described in this section and the detailed operation will be described in corresponding sections. The main features and differences between the two types of TMs are summarised in the accompanying table.

| Function                     | STM            | PTM            |
|------------------------------|----------------|----------------|
| Timer/Counter                | √              | V              |
| I/P Capture                  | V              | V              |
| Compare Match Output         | √              | √              |
| PWM Channels                 | 1              | 1              |
| Single Pulse Output          | 1              | 1              |
| PWM Alignment                | Edge           | Edge           |
| PWM Adjustment Period & Duty | Duty or Period | Duty or Period |

### **TM Function Summary**

| Device             | ТМО        | TM1        | TM2        | TM3        |
|--------------------|------------|------------|------------|------------|
| HT45F4N / HT45FH4N | 16-bit STM | 10-bit PTM | 10-bit PTM | 10-bit PTM |

TM Name/Type Reference

## **TM Operation**

The two different types of TMs offer a diverse range of functions, from simple timing operations to PWM signal generation. The key to understanding how the TM operates is to see it in terms of a free running counter whose value is then compared with the value of pre-programmed internal comparators. When the free running counter has the same value as the pre-programmed comparator, known as a compare match situation, a TM interrupt signal will be generated which can clear the counter and perhaps also change the condition of the TM output pin. The internal TM counter is driven by a user selectable clock source, which can be an internal clock or an external pin.

#### **TM Clock Source**

The clock source which drives the main counter in each TM can originate from various sources. The selection of the required clock source is implemented using the  $TnCK2\sim TnCK0$  bits in the TM control registers. The clock source can be a ratio of either the system clock  $f_{SYS}$  or the internal high clock  $f_{HS}$ , the  $f_{TBC}$  clock source or the external TCKn pin. The TCKn pin clock source is used to allow an external signal to drive the TM as an external clock source or for event counting.

Rev. 1.30 66 December 14, 2016



# **TM Interrupts**

The two different types of TMs have two internal interrupts, the internal comparator A or comparator P, which generate a TM interrupt when a compare match condition occurs. When a TM interrupt is generated, it can be used to clear the counter and also to change the state of the TM output pin.

#### **TM External Pins**

Each of the TMs, irrespective of what type, has one TM input pin, with the label TCKn. The TM input pin, is essentially a clock source for the TM and is selected using the TnCK2~TnCK0 bits in the TMnC0 register. This external TM input pin allows an external clock source to drive the internal TM. This external TM input pin is shared with other functions but will be connected to the internal TM if selected using the TnCK2~TnCK0 bits. The TM input pin can be chosen to have either a rising or falling active edge.

The TMs each have two output pins. When the TM is in the Compare Match Output Mode, these pins can be controlled by the TM to switch to a high or low level or to toggle when a compare match situation occurs. The external TPn output pin is also the pin where the TM generates the PWM output waveform. As the TM output pins are pin-shared with other function, the TM output function must first be setup using registers. A single bit in one of the registers determines if its associated pin is to be used as an external TM output pin or if it is to have another function. The number of output pins for each TM type is different, the details are provided in the accompanying table.

TM output pin names have an "\_n" suffix. Pin names that include a "\_0" or "\_1" suffix indicate that they are from a TM with multiple output pins. This allows the TM to generate a complimentary output pair, selected using the I/O register data bits.

| Device             | TM0          | TM1          | TM2          | TM3          |
|--------------------|--------------|--------------|--------------|--------------|
| HT45F4N / HT45FH4N | TP0 0, TP0 1 | TP1 0, TP1 1 | TP2 0, TP2 1 | TP3 0, TP3 1 |


**TM Output Pins** 

### TM Input/Output Pin Control Register

Selecting to have a TM input/output or whether to retain its other shared function is implemented using one register, with a single bit in each register corresponding to a TM input/output pin. Setting the bit high will setup the corresponding pin as a TM input/output, if reset to zero the pin will retain its original other function.

Rev. 1.30 67 December 14, 2016






# TM0 Function Pin Control Block Diagram

Note: 1. The I/O register data bits shown are used for TM output inversion control.

2. In the Capture Input Mode, the TM pin control register must never enable more than one TM input.

Rev. 1.30 68 December 14, 2016






TM1 Function Pin Control Block Diagram

Note: 1. The I/O register data bits shown are used for TM output inversion control.

2. In the Capture Input Mode, the TM pin control register must never enable more than one TM input.






TM2 Function Pin Control Block Diagram

Note: 1. The I/O register data bits shown are used for TM output inversion control.

2. In the Capture Input Mode, the TM pin control register must never enable more than one TM input.

Rev. 1.30 December 14, 2016





TM3 Function Pin Control Block Diagram

Note: 1. The I/O register data bits shown are used for TM output inversion control.

2. In the Capture Input Mode, the TM pin control register must never enable more than one TM input.



### **TMPC0** Register

| Bit  | 7      | 6      | 5       | 4       | 3     | 2     | 1     | 0     |
|------|--------|--------|---------|---------|-------|-------|-------|-------|
| Name | OUT0LN | OUT0HN | OUT0CP1 | OUT0CP0 | T1CP1 | T1CP0 | T0CP1 | T0CP0 |
| R/W  | R/W    | R/W    | R/W     | R/W     | R/W   | R/W   | R/W   | R/W   |
| POR  | 1      | 1      | 0       | 0       | 0     | 0     | 0     | 0     |

Bit 7 **OUT0LN**: OUT0L signal inverting control

0: Non-inverted1: Inverted

This bit is used to control whether the OUT0L signal is inverted or not before output.

Bit 6 **OUT0HN**: OUT0H signal inverting control

0: Non-inverted

1: Inverted

This bit is used to control whether the OUT0H signal is inverted or not before output.

Bit 5 ~ 4 **OUT0CP[1:0]:** OUT0H and OUT0L pin control

00: Normal I/O function, i.e., PB4(or PB1) and PB3(or PB2)

01: PB4(or PB1) and OUT0H 10: OUT0L and PB3(or PB2)

11: OUT0L and OUT0H

If these bits are set to "11", the dead time circuitry will be automatically enabled. If these bits are set to a value except "11", then the dead time circuitry will be automatically disabled

Note: For the HT45FH4N device care must be taken when the OUT0L and OUT0H pin functions are used as the PB1 and PB2 lines are not connected to the external pins and the PB3 and PB4 lines are internally connected to the level shift input A and C respectively.

Bit 3 T1CP1: TP1 1 pin Control

0: TP1 1 pin is disabled

1: TP1 1 pin is enabled

Bit 2 T1CP0: TP1\_0 pin control

0: TP1\_0 pin is disabled 1: TP1\_0 pin is enabled

Bit 1 **T0CP1**: TP0\_1 pin Control

0: TP0\_1 pin is disabled 1: TP0\_1 pin is enabled

Bit 0 **T0CP0**: TP0 0 pin Control

0: TP0\_0 pin is disabled 1: TP0\_0 pin is enabled

Rev. 1.30 72 December 14, 2016



#### **TMPC1** Register

| Bit  | 7      | 6      | 5       | 4       | 3     | 2     | 1     | 0     |
|------|--------|--------|---------|---------|-------|-------|-------|-------|
| Name | OUT1LN | OUT1HN | OUT1CP1 | OUT1CP0 | T3CP1 | T3CP0 | T2CP1 | T2CP0 |
| R/W  | R/W    | R/W    | R/W     | R/W     | R/W   | R/W   | R/W   | R/W   |
| POR  | 1      | 1      | 0       | 0       | 0     | 0     | 0     | 0     |

Bit 7 **OUT1LN**: OUT1L signal inverting control

0: Non-inverted

1: Inverted

This bit is used to control whether the OUT1L signal is inverted or not before output.

Bit 6 **OUT1HN**: OUT1H signal inverting control

0: Non-inverted

1: Inverted

This bit is used to control whether the OUT1H signal is inverted or not before output.

Bit 5 ~ 4 **OUT1CP[1:0]**: OUT1H and OUT1L pin control

00: Normal I/O function, i.e., PB1(or PB0) and PB2(or PA4)

01: PB1(or PB0) and OUT1H 10: OUT1L and PB2(or PA4)

11: OUT1L and OUT1H

If these bits are set to "11", the dead time circuitry will be automatically enabled. If these bits are set to a value except "11", then the dead time circuitry will be automatically disabled.

Note: For the HT45FH4N device care must be taken when the OUT1L and OUT1H pin functions are used as the PB1 and PB2 lines are not connected to the external pins and the PB3 and PB4 lines are internally connected to the level shift input A and C respectively.

Bit 3 T3CP1: TP3 1 pin Control

0: TP3 1 pin is disabled

1: TP3 1 pin is enabled

Bit 2 T3CP0: TP3\_0 pin control

Bit 1

0: TP3\_0 pin is disabled

1: TP3\_0 pin is enabled

**T2CP1**: TP2\_1 pin Control 0: TP2 1 pin is disabled

1: TP2 1 pin is enabled

Bit 0 T2CP0: TP2 0 pin Control


0: TP2 0 pin is disabled

1: TP2\_0 pin is enabled



# **Programming Considerations**

The TM Counter Registers, the Capture/Compare CCRA and the CCRP registers, being either 16-bit or 10-bit, all have a low and high byte structure. The high bytes can be directly accessed, but as the low bytes can only be accessed via an internal 8-bit buffer, reading or writing to these register pairs must be carried out in a specific way. The important point to note is that data transfer to and from the 8-bit buffer and its related low byte only takes place when a write or read operation to its corresponding high byte is executed. As the CCRA and CCRP registers are implemented in the way shown in the following diagram and accessing these register pairs is carried out in a specific way described above, it is recommended to use the "MOV" instruction to access the CCRA or CCRP low byte registers, named TMxAL or TMxRPL, using the following access procedures. Accessing the CCRA or CCRP low byte register without following these access procedures will result in unpredictable values.



The following steps show the read and write procedures:

- · Writing Data to CCRA or CCRP
  - Step 1. Write data to Low Byte TMxAL or TMxRPL
    - note that here data is only written to the 8-bit buffer.
  - Step 2. Write data to High Byte TMxAH or TMxRPH
    - here data is written directly to the high byte registers and simultaneously data is latched from the 8-bit buffer to the Low Byte registers.
- · Reading Data from the Counter Registers and CCRA or CCRP
  - Step 1. Read data from the High Byte TMxDH, TMxAH or TMxRPH
    - here data is read directly from the High Byte registers and simultaneously data is latched from the Low Byte register into the 8-bit buffer.
  - Step 2. Read data from the Low Byte TMxDL, TMxAL or TMxRPL
    - this step reads data from the 8-bit buffer.


Rev. 1.30 74 December 14, 2016



# Standard Type TM - STM

The Standard Type TM contains five operating modes, which are Compare Match Output, Timer/ Event Counter, Capture Input, Single Pulse Output and PWM Output modes. The Standard TM can also be controlled with an external input pin and can drive two external output pins. These two external output pins can be the same signal or the inverse signal.

| Name       | TM No. | TM Input Pin | TM Output Pin |
|------------|--------|--------------|---------------|
| 16-bit STM | 0      | TCK0         | TP0 0, TP0 1  |



Standard Type TM Block Diagram (n=0)

## **Standard TM Operation**

At its core is a 16-bit count-up counter which is driven by a user selectable internal or external clock source. There are also two internal comparators with the names, Comparator A and Comparator P. These comparators will compare the value in the counter with CCRP and CCRA registers. The CCRP is 8-bits wide whose value is compared with the highest 8 bits in the counter while the CCRA is the 16 bits and therefore compares with all counter bits.

The only way of changing the value of the 16-bit counter using the application program, is to clear the counter by changing the T0ON bit from low to high. The counter will also be cleared automatically by a counter overflow or a compare match with one of its associated comparators. When these conditions occur, a TM interrupt signal will also usually be generated. The Standard Type TM can operate in a number of different operational modes, can be driven by different clock sources including an input pin and can also control an output pin. All operating setup conditions are selected using relevant internal registers.

Rev. 1.30 75 December 14, 2016



# **Standard Type TM Register Description**

Overall operation of the Standard TM is controlled using seven registers. A read only register pair exists to store the internal counter 16-bit value, while a read/write register pair exists to store the internal 16-bit CCRA value. The remaining two registers are control registers which setup the different operating and control modes as well as the eight CCRP bits.

| Name  | Bit7  | Bit6  | Bit5  | Bit4  | Bit3 | Bit2  | Bit1  | Bit0   |
|-------|-------|-------|-------|-------|------|-------|-------|--------|
| TM0C0 | T0PAU | T0CK2 | T0CK1 | T0CK0 | T00N | _     | _     | _      |
| TM0C1 | T0M1  | T0M0  | T0IO1 | T0IO0 | T0OC | T0POL | T0DPX | T0CCLR |
| TM0DL | D7    | D6    | D5    | D4    | D3   | D2    | D1    | D0     |
| TM0DH | D15   | D14   | D13   | D12   | D11  | D10   | D9    | D8     |
| TM0AL | D7    | D6    | D5    | D4    | D3   | D2    | D1    | D0     |
| TM0AH | D15   | D14   | D13   | D12   | D11  | D10   | D9    | D8     |
| TM0RP | D7    | D6    | D5    | D4    | D3   | D2    | D1    | D0     |

16-bit Standard TM Register List

#### TM0C0 Register

| Bit  | 7     | 6     | 5     | 4     | 3    | 2 | 1 | 0 |
|------|-------|-------|-------|-------|------|---|---|---|
| Name | T0PAU | T0CK2 | T0CK1 | T0CK0 | T00N | _ | _ | _ |
| R/W  | R/W   | R/W   | R/W   | R/W   | R/W  | _ | _ | _ |
| POR  | 0     | 0     | 0     | 0     | 0    | _ | _ | _ |

Bit 7 **T0PAU**: TM0 Counter Pause Control

0: run 1: pause

The counter can be paused by setting this bit high. Clearing the bit to zero restores normal counter operation. When in a Pause condition the TM will remain powered up and continue to consume power. The counter will retain its residual value when this bit changes from low to high and resume counting from this value when the bit changes to a low value again.

## Bit $6 \sim 4$ **T0CK2** ~ **T0CK0**: Select TM0 Counter clock

 $\begin{array}{c} 000: \, f_{SYS}/4 \\ 001: \, f_{SYS} \\ 010: \, f_{H}/16 \\ 011: \, f_{H}/64 \\ 100: \, f_{TBC} \\ 101: \, f_{TBC} \end{array}$ 

110: TCK0 rising edge clock 111: TCK0 falling edge clock

These three bits are used to select the clock source for the TM. The external pin clock source can be chosen to be active on the rising or falling edge. The clock source  $f_{SYS}$  is the system clock, while  $f_H$  and  $f_{TBC}$  are other internal clocks, the details of which can be found in the oscillator section.

Rev. 1.30 76 December 14, 2016



Bit 3 TOON: TM0 Counter On/Off Control

0: Off 1: On

This bit controls the overall on/off function of the TM. Setting the bit high enables the counter to run, clearing the bit disables the TM. Clearing this bit to zero will stop the counter from counting and turn off the TM which will reduce its power consumption. When the bit changes state from low to high the internal counter value will be reset to zero, however when the bit changes from high to low, the internal counter will retain its residual value until the bit returns high again.

If the TM is in the Compare Match Output Mode then the TM output pin will be reset to its initial condition, as specified by the T0OC bit, when the T0ON bit changes from low to high.

Bit  $2 \sim 0$  Unimplemented, read as "0"

## TM0C1 Register

| Bit  | 7    | 6    | 5     | 4     | 3    | 2     | 1     | 0      |
|------|------|------|-------|-------|------|-------|-------|--------|
| Name | T0M1 | T0M0 | T0IO1 | T0IO0 | T0OC | T0POL | T0DPX | T0CCLR |
| R/W  | R/W  | R/W  | R/W   | R/W   | R/W  | R/W   | R/W   | R/W    |
| POR  | 0    | 0    | 0     | 0     | 0    | 0     | 0     | 0      |

Bit  $7 \sim 6$  **T0M1~T0M0**: Select TM0 Operating Mode

00: Compare Match Output Mode

01: Capture Input Mode

10: PWM Mode or Single Pulse Output Mode

11: Timer/Counter Mode

These bits setup the required operating mode for the TM. To ensure reliable operation the TM should be switched off before any changes are made to the bits. In the Timer/Counter Mode, the TM output pin control must be disabled.

#### Bit $5 \sim 4$ **T0IO1~T0IO0**: Select TM0 output function

Compare Match Output Mode

00: No change

01: Output low

10: Output high

11: Toggle output

PWM Mode/Single Pulse Output Mode

00: Force inactive state

01: Force active state

10: PWM output

11: Single pulse output

Capture Input Mode

00: Input capture at rising edge of TM capture input pin

01: Input capture at falling edge of TM capture input pin

10: Input capture at falling/rising edge of TM capture input pin

11: Input capture disabled

Timer/counter Mode:

Unused

These two bits are used to determine how the TM output pin changes state when a certain condition is reached. The function that these bits select depends upon in which mode the TM is running.



In the Compare Match Output Mode, the T0IO1~T0IO0 bits determine how the TM output pin changes state when a compare match occurs from the Comparator A. The TM output pin can be setup to switch high, switch low or to toggle its present state when a compare match occurs from the Comparator A. When the T0IO1~T0IO0 bits are both zero, then no change will take place on the output. The initial value of the TM output pin should be setup using the T0OC bit. Note that the output level requested by the T0IO1~T0IO0 bits must be different from the initial value setup using the T0OC bit otherwise no change will occur on the TM output pin when a compare match occurs. After the TM output pin changes state it can be reset to its initial level by changing the level of the T0ON bit from low to high.

In the PWM Mode, the T0IO1 and T0IO0 bits determine how the TM output pin changes state when a certain compare match condition occurs. The PWM output function is modified by changing these two bits. It is necessary to change the values of the T0IO1 and T0IO0 bits only after the TM has been switched off. Unpredictable PWM outputs will occur if the T0IO1 and T0IO0 bits are changed when the TM is running.

Bit 3 **T0OC**: TM0 Output control bit

Compare Match Output Mode

0: initial low 1: initial high

PWM Mode/ Single Pulse Output Mode

0: Active low

1: Active high

This is the output control bit for the TM output pin. Its operation depends upon whether TM is being used in the Compare Match Output Mode or in the PWM Mode/ Single Pulse Output Mode. It has no effect if the TM is in the Timer/Counter Mode. In the Compare Match Output Mode it determines the logic level of the TM output pin before a compare match occurs. In the PWM Mode it determines if the PWM signal is active high or active low.

Bit 2 TOPOL: TM0 Output polarity Control

0: non-invert

1: invert

This bit controls the polarity of the TM output pin. When the bit is set high the TM output pin will be inverted and not inverted when the bit is zero. It has no effect if the TM is in the Timer/Counter Mode.

Bit 1 T0DPX: TM0 PWM period/duty Control

0: CCRP - period; CCRA - duty

1: CCRP - duty; CCRA - period

This bit, determines which of the CCRA and CCRP registers are used for period and duty control of the PWM waveform.

Bit 0 T0CCLR: Select TM0 Counter clear condition

0: TM Comparatror P match

1: TM Comparatror A match

This bit is used to select the method which clears the counter. Remember that the Standard TM contains two comparators, Comparator A and Comparator P, either of which can be selected to clear the internal counter. With the T0CCLR bit set high, the counter will be cleared when a compare match occurs from the Comparator A. When the bit is low, the counter will be cleared when a compare match occurs from the Comparator P or with a counter overflow. A counter overflow clearing method can only be implemented if the CCRP bits are all cleared to zero. The T0CCLR bit is not used in the PWM, Single Pulse or Input Capture Mode.

Rev. 1.30 78 December 14, 2016



# **TM0DL Register**

| Bit  | 7  | 6  | 5  | 4  | 3  | 2  | 1  | 0  |
|------|----|----|----|----|----|----|----|----|
| Name | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| R/W  | R  | R  | R  | R  | R  | R  | R  | R  |
| POR  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  |

Bit  $7 \sim 0$  **TM0DL**: TM0 Counter Low Byte Register bit  $7 \sim$  bit 0 TM 16-bit Counter bit  $7 \sim$  bit 0

## **TM0DH Register**

| Bit  | 7   | 6   | 5   | 4   | 3   | 2   | 1  | 0  |
|------|-----|-----|-----|-----|-----|-----|----|----|
| Name | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 |
| R/W  | R   | R   | R   | R   | R   | R   | R  | R  |
| POR  | 0   | 0   | 0   | 0   | 0   | 0   | 0  | 0  |

Bit  $7 \sim 0$  **TM0DH**: TM0 Counter High Byte Register bit  $7 \sim$  bit 0 TM 16-bit Counter bit  $15 \sim$  bit 8

## **TM0AL Register**

| Bit  | 7   | 6   | 5   | 4   | 3   | 2   | 1   | 0   |
|------|-----|-----|-----|-----|-----|-----|-----|-----|
| Name | D7  | D6  | D5  | D4  | D3  | D2  | D1  | D0  |
| R/W  | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| POR  | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   |

Bit  $7 \sim 0$  **TM0AL**: TM0 CCRA Low Byte Register bit  $7 \sim$  bit 0 TM 16-bit CCRA bit  $7 \sim$  bit 0

## **TM0AH Register**

| Bit  | 7   | 6   | 5   | 4   | 3   | 2   | 1   | 0   |
|------|-----|-----|-----|-----|-----|-----|-----|-----|
| Name | D15 | D14 | D13 | D12 | D11 | D10 | D9  | D8  |
| R/W  | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| POR  | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   |

Bit  $7 \sim 0$  **TM0AH**: TM0 CCRA High Byte Register bit  $7 \sim$  bit 0 TM 16-bit CCRA bit  $15 \sim$  bit 8



#### **TM0RP Register**

| Bit  | 7   | 6   | 5   | 4   | 3   | 2   | 1   | 0   |
|------|-----|-----|-----|-----|-----|-----|-----|-----|
| Name | D7  | D6  | D5  | D4  | D3  | D2  | D1  | D0  |
| R/W  | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| POR  | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   |

Bit  $7 \sim 0$  **TM0RP**: TM0 CCRP High Byte Register bit  $7 \sim$  bit 0

TM0 CCRP 8-bit register, compared with the TM0 Counter bit  $15 \sim$  bit 8. Comparator P Match Period

0: 65536 TM0 clocks

 $1\sim255: 256 \times (1\sim255) \text{ TM0 clocks}$ 

These eight bits are used to setup the value on the internal CCRP 8-bit register, which are then compared with the internal counter's highest eight bits. The result of this comparison can be selected to clear the internal counter if the T0CCLR bit is set to zero. Setting the T0CCLR bit to zero ensures that a compare match with the CCRP values will reset the internal counter. As the CCRP bits are only compared with the highest eight counter bits, the compare values exist in 256 clock cycle multiples. Clearing all eight bits to zero is in effect allowing the counter to overflow at its maximum value.

# **Standard Type TM Operating Modes**

The Standard Type TM can operate in one of five operating modes, Compare Match Output Mode, PWM Output Mode, Single Pulse Output Mode, Capture Input Mode or Timer/Counter Mode. The operating mode is selected using the T0M1 and T0M0 bits in the TM0C1 register.

#### **Compare Output Mode**


To select this mode, bits T0M1 and T0M0 in the TM0C1 register, should be set to 00 respectively. In this mode once the counter is enabled and running it can be cleared by three methods. These are a counter overflow, a compare match from Comparator A and a compare match from Comparator P. When the T0CCLR bit is low, there are two ways in which the counter can be cleared. One is when a compare match from Comparator P, the other is when the CCRP bits are all zero which allows the counter to overflow. Here both T0AF and T0PF interrupt request flags for Comparator A and Comparator P respectively, will both be generated.

If the T0CCLR bit in the TM0C1 register is high then the counter will be cleared when a compare match occurs from Comparator A. However, here only the T0AF interrupt request flag will be generated even if the value of the CCRP bits is less than that of the CCRA registers. Therefore when T0CCLR is high no T0PF interrupt request flag will be generated. In the Compare Match Output Mode, the CCRA can not be set to "0".

As the name of the mode suggests, after a comparison is made, the TM output pin, will change state. The TM output pin condition however only changes state when a T0AF interrupt request flag is generated after a compare match occurs from Comparator A. The T0PF interrupt request flag, generated from a compare match occurs from Comparator P, will have no effect on the TM output pin. The way in which the TM output pin changes state are determined by the condition of the T0IO1 and T0IO0 bits in the TM0C1 register. The TM output pin can be selected using the T0IO1 and T0IO0 bits to go high, to go low or to toggle from its present condition when a compare match occurs from Comparator A. The initial condition of the TM output pin, which is setup after the T0ON bit changes from low to high, is setup using the T0OC bit. Note that if the T0IO1 and T0IO0 bits are zero then no pin change will take place.

Rev. 1.30 80 December 14, 2016






#### Compare Match Output Mode — TnCCLR=0

Note: 1. With TnCCLR = 0 a Comparator P match will clear the counter

- 2. The TM output pin controlled only by the TnAF flag
- 3. The output pin reset to initial state by a TnON bit rising edge
- 4. n = 0





#### Compare Match Output Mode — TnCCLR=1

Note: 1. With TnCCLR = 1 a Comparator A match will clear the counter

- 2. The TM output pin controlled only by the TnAF flag
- 3. The output pin reset to initial state by a TnON rising edge
- 4. The TnPF flag is not generated when TnCCLR = 1
- 5. n = 0

Rev. 1.30 82 December 14, 2016



#### **Timer/Counter Mode**

To select this mode, bits T0M1 and T0M0 in the TM0C1 register should be set to 11 respectively. The Timer/Counter Mode operates in an identical way to the Compare Match Output Mode generating the same interrupt flags. The exception is that in the Timer/Counter Mode the TM output pin is not used. Therefore the above description and Timing Diagrams for the Compare Match Output Mode can be used to understand its function. As the TM output pin is not used in this mode, the pin can be used as a normal I/O pin or other pin-shared function.

#### **PWM Output Mode**

To select this mode, bits T0M1 and T0M0 in the TM0C1 register should be set to 10 respectively and also the T0IO1 and T0IO0 bits should be set to 10 respectively. The PWM function within the TM is useful for applications which require functions such as motor control, heating control, illumination control etc. By providing a signal of fixed frequency but of varying duty cycle on the TM output pin, a square wave AC waveform can be generated with varying equivalent DC RMS values.

As both the period and duty cycle of the PWM waveform can be controlled, the choice of generated waveform is extremely flexible. In the PWM mode, the TOCCLR bit has no effect as the PWM period. Both of the CCRA and CCRP registers are used to generate the PWM waveform, one register is used to clear the internal counter and thus control the PWM waveform frequency, while the other one is used to control the duty cycle. Which register is used to control either frequency or duty cycle is determined using the T0DPX bit in the TM0C1 register.

The PWM waveform frequency and duty cycle can therefore be controlled by the values in the CCRA and CCRP registers. An interrupt flag, one for each of the CCRA and CCRP, will be generated when a compare match occurs from either Comparator A or Comparator P. The T0OC bit In the TM0C1 register is used to select the required polarity of the PWM waveform while the two T0IO1 and T0IO0 bits are used to enable the PWM output or to force the TM output pin to a fixed high or low level. The T0POL bit is used to reverse the polarity of the PWM output waveform.

16-bit STM, PWM Mode, Edge-aligned Mode, T0DPX=0

| CCRP   | 1~255    | 0     |  |  |  |  |
|--------|----------|-------|--|--|--|--|
| Period | CCRP×256 | 65536 |  |  |  |  |
| Duty   | CCRA     |       |  |  |  |  |

If  $f_{SYS} = 30MHz$ , TM clock source is  $f_{SYS}/4$ , CCRP = 2 and CCRA = 128,

The STM PWM output frequency =  $(f_{SYS}/4) / 512 = f_{SYS}/2048 = 14.65 \text{ kHz}$ , duty = 128/512 = 25%.

If the Duty value defined by the CCRA register is equal to or greater than the Period value, then the PWM output duty is 100%.


16-bit STM, PWM Mode, Edge-aligned Mode, T0DPX=1

| CCRP   | 1~255    | 0     |  |  |  |
|--------|----------|-------|--|--|--|
| Period | CC       | CCRA  |  |  |  |
| Duty   | CCRP×256 | 65536 |  |  |  |

The PWM output period is determined by the CCRA register value together with the TM clock while the PWM duty cycle is defined by the (CCRP×256) except when the CCRP value is equal to 0.

Rev. 1.30 83 December 14, 2016






PWM Mode — TnDPX=0

- Note: 1. Here TnDPX = 0 Counter cleared by CCRP
  - 2. A counter clear sets PWM Period
  - 3. The internal PWM function continues running even when TnIO[1:0] = 00 or 01
  - 4. The TnCCLR bit has no influence on PWM operation
  - 5. n = 0

Rev. 1.30 84 December 14, 2016





PWM Mode — TnDPX=1


- Note: 1. Here TnDPX = 1 Counter cleared by CCRA
  - 2. A counter clear sets PWM Period
  - 3. The internal PWM function continues even when TnIO[1:0] = 00 or 01
  - 4. The TnCCLR bit has no influence on PWM operation
  - 5. n = 0



# **Single Pulse Output Mode**


To select this mode, bits T0M1 and T0M0 in the TM0C1 register should be set to 10 respectively and also the T0IO1 and T0IO0 bits should be set to 11 respectively. The Single Pulse Output Mode, as the name suggests, will generate a single shot pulse on the TM output pin.

The trigger for the pulse output leading edge is a low to high transition of the T0ON bit, which can be implemented using the application program. However in the Single Pulse Mode, the T0ON bit can also be made to automatically change from low to high using the external TCK0 pin, which will in turn initiate the Single Pulse output. When the T0ON bit transitions to a high level, the counter will start running and the pulse leading edge will be generated. The T0ON bit should remain high when the pulse is in its active state. The generated pulse trailing edge will be generated when the T0ON bit is cleared to zero, which can be implemented using the application program or when a compare match occurs from Comparator A.



Rev. 1.30 86 December 14, 2016





Single Pulse Output Mode

- Note: 1. Counter stopped by CCRA match
  - 2. CCRP is not used
  - 3. The pulse is triggered by the TCKn pin or setting the TnON bit high
  - 4. A TCKn pin active edge will automatically set the TnON bit high
  - 5. In the Single Pulse Mode, TnIO [1:0] must be set to "11" and can not be changed.
  - 6. n = 0

However a compare match from Comparator A will also automatically clear the T0ON bit and thus generate the Single Pulse output trailing edge. In this way the CCRA value can be used to control the pulse width. A compare match from Comparator A will also generate a TM interrupt. The counter can only be reset back to zero when the T0ON bit changes from low to high when the counter restarts. In the Single Pulse Mode CCRP is not used. The T0CCLR and T0DPX bits are not used in this Mode.



#### **Capture Input Mode**


To select this mode bits T0M1 and T0M0 in the TM0C1 register should be set to 01 respectively. This mode enables external signals to capture and store the present value of the internal counter and can therefore be used for applications such as pulse width measurements. The external signal is supplied on the TP0\_0 or TP0\_1 pin, whose active edge can be either a rising edge, a falling edge or both rising and falling edges; the active edge transition type is selected using the T0IO1 and T0IO0 bits in the TM0C1 register. The counter is started when the T0ON bit changes from low to high which is initiated using the application program.

When the required edge transition appears on the TP0\_0 or TP0\_1 pin the present value in the counter will be latched into the CCRA registers and a TM interrupt generated. Irrespective of what events occur on the TP0\_0 or TP0\_1 pin the counter will continue to free run until the TnON bit changes from high to low. When a CCRP compare match occurs the counter will reset back to zero; in this way the CCRP value can be used to control the maximum counter value. When a CCRP compare match occurs from Comparator P, a TM interrupt will also be generated. Counting the number of overflow interrupt signals from the CCRP can be a useful method in measuring long pulse widths. The TnIO1 and TnIO0 bits can select the active trigger edge on the TP0\_0 or TP0\_1 pin to be a rising edge, falling edge or both edge types. If the TnIO1 and TnIO0 bits are both set high, then no capture operation will take place irrespective of what happens on the TP0\_0 or TP0\_1 pin, however it must be noted that the counter will continue to run.

As the TP0\_0 or TP0\_1 pin is pin shared with other functions, care must be taken if the TM is in the Input Capture Mode. This is because if the pin is setup as an output, then any transitions on this pin may cause an input capture operation to be executed. The TOCCLR and TODPX bits are not used in this Mode.

Rev. 1.30 88 December 14, 2016





#### **Capture Input Mode**

Note: 1. TnM[1:0] = 01 and active edge set by the TnIO[1:0] bits

- 2. A TM Capture input pin active edge transfers the counter value to CCRA
- 3. The TnCCLR bit is not used
- 4. No output function TnOC and TnPOL bits are not used
- 5. CCRP determines the counter value and the counter has a maximum count value when CCRP is equal to zero.

6. n = 0




# Periodic Type TM - PTM

The Periodic Type TM contains five operating modes, which are Compare Match Output, Timer/ Event Counter, Capture Input, Single Pulse Output and PWM Output modes. The Periodic TM can also be controlled with an external input pin and can drive one external output pin.

## **Periodic TM Operation**

At its core is a 10-bit count-up counter which is driven by a user selectable internal or external clock source. There are two internal comparators with the names, Comparator A and Comparator P. These comparators will compare the value in the counter with the CCRA and CCRP registers.

The only way of changing the value of the 10-bit counter using the application program, is to clear the counter by changing the TnON bit from low to high. The counter will also be cleared automatically by a counter overflow or a compare match with one of its associated comparators. When these conditions occur, a TM interrupt signal will also usually be generated. The Periodic Type TM can operate in a number of different operational modes, can be driven by different clock sources including an input pin and can also control the output pin. All operating setup conditions are selected using relevant internal registers.



Periodic Type TM Block Diagram (n=1~3)

Rev. 1.30 90 December 14, 2016



# **Periodic Type TM Register Description**

Overall operation of the Periodic TM is controlled using a series of registers. A read only register pair exists to store the internal counter 10-bit value, while two read/write register pairs exist to store the internal 10-bit CCRA and CCRP value. The remaining two registers are control registers which setup the different operating and control modes.

| Name   | Bit7  | Bit6  | Bit5  | Bit4  | Bit3 | Bit2  | Bit1    | Bit0   |
|--------|-------|-------|-------|-------|------|-------|---------|--------|
| TMnC0  | TnPAU | TnCK2 | TnCK1 | TnCK0 | TnON | _     | _       | _      |
| TMnC1  | TnM1  | TnM0  | TnIO1 | TnIO0 | TnOC | TnPOL | TnCAPTS | TnCCLR |
| TMnDL  | D7    | D6    | D5    | D4    | D3   | D2    | D1      | D0     |
| TMnDH  | _     | _     | _     | _     | _    | _     | D9      | D8     |
| TMnAL  | D7    | D6    | D5    | D4    | D3   | D2    | D1      | D0     |
| TMnAH  | _     | _     | _     | _     | _    | _     | D9      | D8     |
| TMnRPL | D7    | D6    | D5    | D4    | D3   | D2    | D1      | D0     |
| TMnRPH | _     | _     | _     | _     | _    | _     | D9      | D8     |

10-bit Periodic TM Register List(n=1~3)

#### TMnC0 Register

| Bit  | 7     | 6     | 5     | 4     | 3    | 2 | 1 | 0 |
|------|-------|-------|-------|-------|------|---|---|---|
| Name | TnPAU | TnCK2 | TnCK1 | TnCK0 | TnON | _ | _ | _ |
| R/W  | R/W   | R/W   | R/W   | R/W   | R/W  | _ | _ | _ |
| POR  | 0     | 0     | 0     | 0     | 0    | _ | _ | _ |

Bit 7 TnPAU: TMn Counter Pause Control

0: run 1: pause

The counter can be paused by setting this bit high. Clearing the bit to zero restores normal counter operation. When in a Pause condition the TM will remain powered up and continue to consume power. The counter will retain its residual value when this bit changes from low to high and resume counting from this value when the bit changes to a low value again.

Bit  $6 \sim 4$  TnCK2 ~ TnCK0: Select TMn Counter clock

 $\begin{array}{c} 000: \, f_{SYS}/4 \\ 001: \, f_{SYS} \\ 010: \, f_{H}/16 \\ 011: \, f_{H}/64 \\ 100: \, f_{TBC} \\ 101: \, f_{H} \end{array}$ 

110: TCKn rising edge clock111: TCKn falling edge clock

These three bits are used to select the clock source for the TM. The external pin clock source can be chosen to be active on the rising or falling edge. The clock source  $f_{\rm SYS}$  is the system clock, while  $f_{\rm H}$  and  $f_{\rm TBC}$  are other internal clocks, the details of which can be found in the oscillator section.

Rev. 1.30 91 December 14, 2016



#### Bit 3 TnON: TMn Counter On/Off Control

0: Off 1: On

This bit controls the overall on/off function of the TM. Setting the bit high enables the counter to run, clearing the bit disables the TM. Clearing this bit to zero will stop the counter from counting and turn off the TM which will reduce its power consumption. When the bit changes state from low to high the internal counter value will be reset to zero, however when the bit changes from high to low, the internal counter will retain its residual value until the bit returns high again.

If the TM is in the Compare Match Output Mode then the TM output pin will be reset to its initial condition, as specified by the TM Output control bit, when the bit changes from low to high.

Bit  $2 \sim 0$  Unimplemented, read as "0"

#### **TMnC1** Register

| Bit  | 7    | 6    | 5     | 4     | 3    | 2     | 1       | 0      |
|------|------|------|-------|-------|------|-------|---------|--------|
| Name | TnM1 | TnM0 | TnIO1 | TnIO0 | TnOC | TnPOL | TnCAPTS | TnCCLR |
| R/W  | R/W  | R/W  | R/W   | R/W   | R/W  | R/W   | R/W     | R/W    |
| POR  | 0    | 0    | 0     | 0     | 0    | 0     | 0       | 0      |

#### Bit $7 \sim 6$ **TnM1~TnM0**: Select TMn Operation Mode

00: Compare Match Output Mode

01: Capture Input Mode

10: PWM Mode or Single Pulse Output Mode

11: Timer/Counter Mode

These bits setup the required operating mode for the TM. To ensure reliable operation the TM should be switched off before any changes are made to the TnM1 and TnM0 bits. In the Timer/Counter Mode, the TM output pin control must be disabled.

#### Bit 5 ~ 4 **TnIO1~TnIO0**: Select TPn\_0, TPn\_1 output function

Compare Match Output Mode

00: No change

01: Output low

10: Output high

11: Toggle output

PWM Mode/Single Pulse Output Mode

00: PWM Output inactive state

01: PWM Output active state

10: PWM output

11: Single pulse output

Capture Input Mode

00: Input capture at rising edge of TPn\_0, TPn\_1

01: Input capture at falling edge of TPn 0, TPn 1

10: Input capture at falling/rising edge of TPn\_0, TPn\_1

11: Input capture disabled

Timer/counter Mode

Unused

These two bits are used to determine how the TM output pin changes state when a certain condition is reached. The function that these bits select depends upon in which mode the TM is running.

Rev. 1.30 92 December 14, 2016



In the Compare Match Output Mode, the TnIO1 and TnIO0 bits determine how the TM output pin changes state when a compare match occurs from the Comparator A. The TM output pin can be setup to switch high, switch low or to toggle its present state when a compare match occurs from the Comparator A. When these bits are both zero, then no change will take place on the output. The initial value of the TM output pin should be setup using the TnOC bit. Note that the output level requested by the TnIO1 and TnIO0 bits must be different from the initial value setup using the TnOC bit otherwise no change will occur on the TM output pin when a compare match occurs. After the TM output pin changes state it can be reset to its initial level by changing the level of the TnON bit from low to high.

In the PWM Mode, the TnIO1 and TnIO0 bits determine how the TM output pin changes state when a certain compare match condition occurs. The PWM output function is modified by changing these two bits. It is necessary to change the values of the TnIO1 and TnIO0 bits only after the TM has been switched off. Unpredictable PWM outputs will occur if the TnIO1 and TnIO0 bits are changed when the TM is running.

Bit 3 TnOC: TPn\_0, TPn\_1 Output control bit

Compare Match Output Mode

0: initial low

1: initial high

PWM Mode/ Single Pulse Output Mode

0: Active low

1: Active high

This is the output control bit for the TM output pin. Its operation depends upon whether TM is being used in the Compare Match Output Mode or in the PWM Mode/ Single Pulse Output Mode. It has no effect if the TM is in the Timer/Counter Mode. In the Compare Match Output Mode it determines the logic level of the TM output pin before a compare match occurs. In the PWM Mode it determines if the PWM signal is active high or active low.

Bit 2 TnPOL: TPn\_0, TPn\_1 Output polarity Control

0: non-invert

1: invert

This bit controls the polarity of the TPn\_0, TPn\_1 output pin. When the bit is set high the TM output pin will be inverted and not inverted when the bit is zero. It has no effect if the TM is in the Timer/Counter Mode.

Bit 1 TnCAPTS: TMn capture trigger source select

0: From TPn 0, TPn 1 pin

1: From TCKn pin

Bit 0 TnCCLR: Select TMn Counter clear condition

0: TMn Comparatror P match

1: TMn Comparatror A match

This bit is used to select the method which clears the counter. Remember that the Periodic TM contains two comparators, Comparator A and Comparator P, either of which can be selected to clear the internal counter. With the TnCCLR bit set high, the counter will be cleared when a compare match occurs from the Comparator A. When the bit is low, the counter will be cleared when a compare match occurs from the Comparator P or with a counter overflow. A counter overflow clearing method can only be implemented if the CCRP bits are all cleared to zero. The TnCCLR bit is not used in the PWM, Single Pulse or Input Capture Mode.

Rev. 1.30 93 December 14, 2016



#### **TMnDL Register**

| Bit  | 7  | 6  | 5  | 4  | 3  | 2  | 1  | 0  |
|------|----|----|----|----|----|----|----|----|
| Name | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| R/W  | R  | R  | R  | R  | R  | R  | R  | R  |
| POR  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  |

Bit  $7 \sim 0$  **TMnDL**: TMn Counter Low Byte Register bit  $7 \sim$  bit 0 TMn 10-bit Counter bit  $7 \sim$  bit 0

## **TMnDH Register**

| Bit  | 7 | 6 | 5 | 4 | 3 | 2 | 1  | 0  |
|------|---|---|---|---|---|---|----|----|
| Name | _ | _ | _ | _ | _ | _ | D9 | D8 |
| R/W  | _ | _ | _ | _ | _ | _ | R  | R  |
| POR  | _ | _ | _ | _ | _ | _ | 0  | 0  |

Bit  $7 \sim 2$  Unimplemented, read as "0"

Bit  $1 \sim 0$  **TMnDH**: TMn Counter High Byte Register bit  $1 \sim$  bit 0 TMn 10-bit Counter bit  $9 \sim$  bit 8

#### **TMnAL Register**

| Bit  | 7   | 6   | 5   | 4   | 3   | 2   | 1   | 0   |
|------|-----|-----|-----|-----|-----|-----|-----|-----|
| Name | D7  | D6  | D5  | D4  | D3  | D2  | D1  | D0  |
| R/W  | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| POR  | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   |

Bit  $7 \sim 0$  **TMnAL**: TMn CCRA Low Byte Register bit  $7 \sim$  bit 0 TMn 10-bit CCRA bit  $7 \sim$  bit 0

## **TMnAH Register**

| Bit  | 7 | 6 | 5 | 4 | 3 | 2 | 1   | 0   |
|------|---|---|---|---|---|---|-----|-----|
| Name | _ | _ | _ | _ | - | _ | D9  | D8  |
| R/W  | _ | _ | _ | _ | _ | _ | R/W | R/W |
| POR  | _ | _ | _ | _ | _ | _ | 0   | 0   |

Bit  $7 \sim 2$  Unimplemented, read as "0"

Bit  $1 \sim 0$  **TMnAH**: TMn CCRA High Byte Register bit  $1 \sim$  bit 0 TMn 10-bit CCRA bit  $9 \sim$  bit 8

## TMnRPL Register

| Bit  | 7   | 6   | 5   | 4   | 3   | 2   | 1   | 0   |
|------|-----|-----|-----|-----|-----|-----|-----|-----|
| Name | D7  | D6  | D5  | D4  | D3  | D2  | D1  | D0  |
| R/W  | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| POR  | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   |

Bit  $7 \sim 0$  TMnRPL: TMn CCRP Low Byte Register bit  $7 \sim$  bit 0 TMn 10-bit CCRP bit  $7 \sim$  bit 0

Rev. 1.30 94 December 14, 2016



#### **TMnRPH Register**

| Bit  | 7 | 6 | 5 | 4 | 3 | 2 | 1   | 0   |
|------|---|---|---|---|---|---|-----|-----|
| Name | _ | _ | _ | _ | _ | _ | D9  | D8  |
| R/W  | _ | _ | _ | _ | _ | _ | R/W | R/W |
| POR  | _ | _ | _ | _ | _ | _ | 0   | 0   |

Bit  $7 \sim 2$  Unimplemented, read as "0"

Bit  $1 \sim 0$  **TMnRPH**: TMn CCRP High Byte Register bit  $1 \sim$  bit 0

TMn 10-bit CCRP bit 9 ~ bit 8

## **Periodic Type TM Operating Modes**

The Periodic Type TM can operate in one of five operating modes, Compare Match Output Mode, PWM Output Mode, Single Pulse Output Mode, Capture Input Mode or Timer/Counter Mode. The operating mode is selected using the TnM1 and TnM0 bits in the TMnC1 register.

#### **Compare Match Output Mode**


To select this mode, bits TnM1 and TnM0 in the TMnC1 register, should be all cleared to 00 respectively. In this mode once the counter is enabled and running it can be cleared by three methods. These are a counter overflow, a compare match from Comparator A and a compare match from Comparator P. When the TnCCLR bit is low, there are two ways in which the counter can be cleared. One is when a compare match occurs from Comparator P, the other is when the CCRP bits are all zero which allows the counter to overflow. Here both the TnAF and TnPF interrupt request flags for Comparator A and Comparator P respectively, will both be generated.

If the TnCCLR bit in the TMnC1 register is high then the counter will be cleared when a compare match occurs from Comparator A. However, here only the TnAF interrupt request flag will be generated even if the value of the CCRP bits is less than that of the CCRA registers. Therefore when TnCCLR is high no TnPF interrupt request flag will be generated. In the Compare Match Output Mode, the CCRA can not be set to "0".

As the name of the mode suggests, after a comparison is made, the TM output pin, will change state. The TM output pin condition however only changes state when a TnAF interrupt request flag is generated after a compare match occurs from Comparator A. The TnPF interrupt request flag, generated from a compare match from Comparator P, will have no effect on the TM output pin. The way in which the TM output pin changes state are determined by the condition of the TnIO1 and TnIO0 bits in the TMnC1 register. The TM output pin can be selected using the TnIO1 and TnIO0 bits to go high, to go low or to toggle from its present condition when a compare match occurs from Comparator A. The initial condition of the TM output pin, which is setup after the TnON bit changes from low to high, is setup using the TnOC bit. Note that if the TnIO1, TnIO0 bits are zero then no pin change will take place.

Rev. 1.30 95 December 14, 2016






Compare Match Output Mode - TnCCLR = 0

Note: 1. With TnCCLR = 0 — a Comparator P match will clear the counter

- 2. The TM output pin is controlled only by the TnAF flag
- 3. The output pin is reset to initial state by a TnON bit rising edge
- 4.  $n=1\sim3$

Rev. 1.30 96 December 14, 2016





Compare Match Output Mode - TnCCLR = 1

Note: 1. With TnCCLR = 1 — a Comparator A match will clear the counter

- 2. The TM output pin is controlled only by the TnAF flag
- 3. The output pin is reset to initial state by a TnON rising edge
- 4. The TnPF flag is not generated when TnCCLR = 1
- 5.  $n=1\sim3$



#### **Timer/Counter Mode**

To select this mode, bits TnM1 and TnM0 in the TMnC1 register should all be set to 11 respectively. The Timer/Counter Mode operates in an identical way to the Compare Match Output Mode generating the same interrupt flags. The exception is that in the Timer/Counter Mode the TM output pin is not used. Therefore the above description and Timing Diagrams for the Compare Match Output Mode can be used to understand its function. As the TM output pin is not used in this mode, the pin can be used as a normal I/O pin or other pin-shared function.

## **PWM Output Mode**

To select this mode, bits TnM1 and TnM0 in the TMnC1 register should be set to 10 respectively and also the TnIO1 and TnIO0 bits should be set to 10 respectively. The PWM function within the TM is useful for applications which require functions such as motor control, heating control, illumination control etc. By providing a signal of fixed frequency but of varying duty cycle on the TM output pin, a square wave AC waveform can be generated with varying equivalent DC RMS values.

As both the period and duty cycle of the PWM waveform can be controlled, the choice of generated waveform is extremely flexible. In the PWM mode, the TnCCLR bit has no effect as the PWM period. Both of the CCRP and CCRA registers are used to generate the PWM waveform, one register is used to clear the internal counter and thus control the PWM waveform frequency, while the other one is used to control the duty cycle. The PWM waveform frequency and duty cycle can therefore be controlled by the values in the CCRA and CCRP registers.

An interrupt flag, one for each of the CCRA and CCRP, will be generated when a compare match occurs from either Comparator A or Comparator P. The TnOC bit in the TMnC1 register is used to select the required polarity of the PWM waveform while the two TnIO1 and TnIO0 bits are used to enable the PWM output or to force the TM output pin to a fixed high or low level. The TnPOL bit is used to reverse the polarity of the PWM output waveform.

#### 10-bit PTM, PWM Mode

| CCRP   | 1~1023 | 0    |  |  |  |  |
|--------|--------|------|--|--|--|--|
| Period | 1~1023 | 1024 |  |  |  |  |
| Duty   | CCRA   |      |  |  |  |  |


If  $f_H = 30MHz$ , TM clock source select  $f_H$ , CCRP = 200 and CCRA = 50,

The PTM PWM output frequency = ( $f_H$ ) / 200 = 30 MHz/200 = 150 kHz, duty = 50/200 = 25%

If the Duty value defined by the CCRA register is equal to or greater than the Period value, then the PWM output duty is 100%.

Rev. 1.30 98 December 14, 2016





Note: 1. Here Counter cleared by CCRP

- 2. A counter clear sets the PWM Period
- 3. The internal PWM function continues running even when TnIO[1:0] = 00 or 01
- 4. The TnCCLR bit has no influence on PWM operation
- 5. n=1~3




#### Single Pulse Output Mode

To select this mode, the required bit pairs, TnM1 and TnM0 should be set to 10 respectively and also the corresponding TnIO1 and TnIO0 bits should be set to 11 respectively. The Single Pulse Output Mode, as the name suggests, will generate a single shot pulse on the TM output pin.


The trigger for the pulse output leading edge is a low to high transition of the TnON bit, which can be implemented using the application program. However in the Single Pulse Mode, the TnON bit can also be made to automatically change from low to high using the external TCKn pin, which will in turn initiate the Single Pulse output. When the TnON bit transitions to a high level, the counter will start running and the pulse leading edge will be generated. The TnON bit should remain high when the pulse is in its active state. The generated pulse trailing edge will be generated when the TnON bit is cleared to zero, which can be implemented using the application program or when a compare match occurs from Comparator A.

However a compare match from Comparator A will also automatically clear the TnON bit and thus generate the Single Pulse output trailing edge. In this way the CCRA value can be used to control the pulse width. A compare match from Comparator A will also generate TM interrupts. The counter can only be reset back to zero when the TnON bit changes from low to high when the counter restarts. In the Single Pulse Mode CCRP is not used. The TnCCLR bit is also not used.



Rev. 1.30 100 December 14, 2016





Single Pulse Output Mode

Note: 1. Counter stopped by CCRA

- 2. CCRP is not used
- 3. The pulse is triggered by the TCKn pin or by setting the TnON bit high
- 4. A TCKn pin active edge will automatically set the TnON bit high
- 5. In the Single Pulse Mode, TnIO [1:0] must be set to "11" and can not be changed.
- 6. n=1~3



#### **Capture Input Mode**


To select this mode bits TnM1 and TnM0 in the TMnC1 register should be set to 01 respectively. This mode enables external signals to capture and store the present value of the internal counter and can therefore be used for applications such as pulse width measurements. The external signal is supplied on the TPn\_0, TPn\_1or TCKn pin, selected by the TnCAPTS bit in the TMnC0 register. The input pin active edge can be either a rising edge, a falling edge or both rising and falling edges; the active edge transition type is selected using the TnIO1 and TnIO0 bits in the TMnC1 register. The counter is started when the TnON bit changes from low to high which is initiated using the application program.

When the required edge transition appears on the TPn\_0, TPn\_1 or TCKn pin the present value in the counter will be latched into the CCRA register and a TM interrupt generated. Irrespective of what events occur on the TPn\_0, TPn\_1 or TCKn pin the counter will continue to free run until the TnON bit changes from high to low. When a CCRP compare match occurs the counter will reset back to zero; in this way the CCRP value can be used to control the maximum counter value. When a CCRP compare match occurs from Comparator P, a TM interrupt will also be generated. Counting the number of overflow interrupt signals from the CCRP can be a useful method in measuring long pulse widths. The TnIO1 and TnIO0 bits can select the active trigger edge on the TPn\_0, TPn\_1 or TCKn pin to be a rising edge, falling edge or both edge types. If the TnIO1 and TnIO0 bits are both set high, then no capture operation will take place irrespective of what happens on the TPn\_0, TPn\_1 or TCKn pin, however it must be noted that the counter will continue to run.

As the TPn\_0, TPn\_1 or TCKn pin is pin shared with other functions, care must be taken if the TMn is in the Capture Input Mode. This is because if the pin is setup as an output, then any transitions on this pin may cause an input capture operation to be executed. The TnCCLR, TnOC and TnPOL bits are not used in this Mode.

Rev. 1.30 December 14, 2016





#### **Capture Input Mode**

Note: 1. TnM[1:0] = 01 and active edge set by the TnIO[1:0] bits

- 2. A TM Capture input pin active edge transfers counter value to CCRA
- 3. The TnCCLR bit is not used
- 4. No output function TnOC and TnPOL bits are not used
- 5. CCRP determines the counter value and the counter has a maximum count value when CCRP is equal to zero
- 6. n=1~3



# **Analog to Digital Converter**

The need to interface to real world analog signals is a common requirement for many electronic systems. However, to properly process these signals by a microcontroller, they must first be converted into digital signals by A/D converters. By integrating the A/D conversion electronic circuitry into the microcontroller, the need for external components is reduced significantly with the corresponding follow-on benefits of lower costs and reduced component space requirements.

#### A/D Overview


The device contains a multi-channel analog to digital converter which can directly interface to external analog signals, such as that from sensors or other control signals and convert these signals directly into a 12-bit digital value.

| Device   | Input Channels | A/D Channel Select Bits | Input Pins         |
|----------|----------------|-------------------------|--------------------|
| HT45F4N  | 14             | ACS4~ACS0               | AN0~AN13           |
| HT45FH4N | 13             | ACS4~ACS0               | AN0~AN8, AN10~AN13 |

Note: The AN9 input is not connected to the external pin for the HT45FH4N device.

#### **External Input Channels**

The accompanying block diagram shows the overall internal structure of the A/D converter, together with its associated registers.



Note: The AN9 pin is only internally used and is not connected to the external pin.

A/D Converter Structure

Rev. 1.30 December 14, 2016



#### A/D Converter Register Description

Overall operation of the A/D converter is controlled using five registers. A read only register pair exists to store the ADC data 12-bit value. The remaining three registers are control registers which setup the operating and control function of the A/D converter.

| Name          |       |       |       | В     | Bit   |       |       |       |
|---------------|-------|-------|-------|-------|-------|-------|-------|-------|
| Name          | 7     | 6     | 5     | 4     | 3     | 2     | 1     | 0     |
| ADRL(ADRFS=0) | D3    | D2    | D1    | D0    | _     | _     | _     | _     |
| ADRL(ADRFS=1) | D7    | D6    | D5    | D4    | D3    | D2    | D1    | D0    |
| ADRH(ADRFS=0) | D11   | D10   | D9    | D8    | D7    | D6    | D5    | D4    |
| ADRH(ADRFS=1) | _     | _     | _     | _     | D11   | D10   | D9    | D8    |
| ADCR0         | START | EOCB  | ADOFF | ADRFS | ACS3  | ACS2  | ACS1  | ACS0  |
| ADCR1         | ACS4  | VBGEN | _     | VREFS | _     | ADCK2 | ADCK1 | ADCK0 |
| ACERL         | ACE7  | ACE6  | ACE5  | ACE4  | ACE3  | ACE2  | ACE1  | ACE0  |
| ACERH         | _     | _     | ACE13 | ACE12 | ACE11 | ACE10 | ACE9  | ACE8  |

A/D Converter Register List

## A/D Converter Data Registers - ADRL, ADRH

As the device contains an internal 12-bit A/D converter, it requires two data registers to store the converted value. These are a high byte register, known as ADRH, and a low byte register, known as ADRL. After the conversion process takes place, these registers can be directly read by the microcontroller to obtain the digitised conversion value. As only 12 bits of the 16-bit register space is utilised, the format in which the data is stored is controlled by the ADRFS bit in the ADCR0 register as shown in the accompanying table. D0~D11 are the A/D conversion result data bits. Any unused bits will be read as zero.

| ADRFS |     | ADRH |    |    |     |     |    |    | ADRL |    |    |    |    |    |    |    |
|-------|-----|------|----|----|-----|-----|----|----|------|----|----|----|----|----|----|----|
|       | 7   | 6    | 5  | 4  | 3   | 2   | 1  | 0  | 7    | 6  | 5  | 4  | 3  | 2  | 1  | 0  |
| 0     | D11 | D10  | D9 | D8 | D7  | D6  | D5 | D4 | D3   | D2 | D1 | D0 | 0  | 0  | 0  | 0  |
| 1     | 0   | 0    | 0  | 0  | D11 | D10 | D9 | D8 | D7   | D6 | D5 | D4 | D3 | D2 | D1 | D0 |

A/D Data Registers

#### A/D Converter Control Registers - ADCR0, ADCR1, ACERL, ACERH

To control the function and operation of the A/D converter, three control registers known as ADCR0, ADCR1, ACERL and ACERH are provided. These 8-bit registers define functions such as the selection of which analog channel is connected to the internal A/D converter, the digitised data format, the A/D clock source as well as controlling the start function and monitoring the A/D converter end of conversion status. The ACS3~ACS0 bits in the ADCR0 register and ACS4 bit is the ADCR1 register define the ADC input channel number. As the device contains only one actual analog to digital converter hardware circuit, each of the individual 14 analog inputs must be routed to the converter. It is the function of the ACS4 ~ ACS0 bits to determine which analog channel input signals or internal 1.25V is actually connected to the internal A/D converter.

The ACERL and ACERH control registers contain the ACER13~ACER0 bits which determine which pins on Port A are used as analog inputs for the A/D converter input and which pins are not to be used as the A/D converter input. Setting the corresponding bit high will select the A/D input function, clearing the bit to zero will select either the I/O or other pin-shared function. When the pin is selected to be an A/D input, its original function whether it is an I/O or other pin-shared function will be removed. In addition, any internal pull-high resistors connected to these pins will be automatically removed if the pin is selected to be an A/D input.

Rev. 1.30 105 December 14, 2016



#### **ADCR0** Register

| Bit  | 7     | 6    | 5     | 4     | 3    | 2    | 1    | 0    |
|------|-------|------|-------|-------|------|------|------|------|
| Name | START | EOCB | ADOFF | ADRFS | ACS3 | ACS2 | ACS1 | ACS0 |
| R/W  | R/W   | R    | R/W   | R/W   | R/W  | R/W  | R/W  | R/W  |
| POR  | 0     | 1    | 1     | 0     | 0    | 0    | 0    | 0    |

Bit 7 START: Start the A/D conversion

 $0 \rightarrow 1 \rightarrow 0$ : start

 $0\rightarrow 1$ : reset the A/D converter and set EOCB to "1"

This bit is used to initiate an A/D conversion process. The bit is normally low but if set high and then cleared low again, the A/D converter will initiate a conversion process. When the bit is set high the A/D converter will be reset.

Bit 6 **EOCB**: End of A/D conversion flag

0: A/D conversion ended

1: A/D conversion in progress

This read only flag is used to indicate when an A/D conversion process has completed. When the conversion process is running the bit will be high.

Bit 5 ADOFF: ADC module power on/off control bit

0: ADC module power on

1: ADC module power off

This bit controls the power to the A/D internal function. This bit should be cleared to zero to enable the A/D converter. If the bit is set high then the A/D converter will be switched off reducing the device power consumption. As the A/D converter will consume a limited amount of power, even when not executing a conversion, this may be an important consideration in power sensitive battery powered applications.

Note: 1. it is recommended to set ADOFF=1 before entering IDLE/SLEEP Mode for saving power.

2. ADOFF=1 will power down the ADC module.

Bit 4 ADRFS: ADC Data Format Control

0: ADC Data MSB is ADRH bit 7, LSB is ADRL bit 4

1: ADC Data MSB is ADRH bit 3, LSB is ADRL bit 0

This bit controls the format of the 12-bit converted A/D value in the two A/D data registers. Details are provided in the A/D data register section.

Bit  $3 \sim 0$  ACS3 ~ ACS0: Select A/D channel (when ACS4 is "0")

0000: AN0

0001: AN1

0010: AN2

0011: AN3

0100: AN4

0101: AN5

0110: AN6

0110. ANO 0111: AN7

1000: AN8

1001: AN9 - only available for the HT45F4N device

1010: AN10

1011: AN11

1100: AN12

1101: AN13

1110: AN14 ( from OPA output for OCP 0 )

1111: AN15 (from OPA output for OCP 1)

These are the A/D channel select control bits. As there is only one internal hardware A/D converter each of the eight A/D inputs must be routed to the internal converter using these bits. If bit ACS4 in the ADCR1 register is set high then the internal 1.25V will be routed to the A/D Converter.

Rev. 1.30 December 14, 2016



#### **ADCR1 Register**

| Bit  | 7    | 6     | 5 | 4     | 3 | 2     | 1     | 0     |
|------|------|-------|---|-------|---|-------|-------|-------|
| Name | ACS4 | VBGEN | _ | VREFS | _ | ADCK2 | ADCK1 | ADCK0 |
| R/W  | R/W  | R/W   | _ | R/W   | _ | R/W   | R/W   | R/W   |
| POR  | 0    | 0     | _ | 0     | _ | 0     | 0     | 0     |

Bit 7 ACS4: Select Internal 1.25V as ADC input Control

> 0: Disable 1: Enable

This bit enables 1.25V to be connected to the A/D converter. The VBGEN bit must first have been set to enable the bandgap circuit 1.25V voltage to be used by the A/D converter. When the ACS4 bit is set high, the bandgap 1.25V voltage will be routed to the A/D converter and the other A/D input channels disconnected.

Bit 6 VBGEN: Internal 1.25V Control

0: Disable

1: Enable

This bit controls the internal Bandgap circuit on/off function to the A/D converter. When the bit is set high the bandgap 1.25V voltage can be used by the A/D converter. If 1.25V is not used by the A/D converter and the LVR/LVD function is disabled then the bandgap reference circuit will be automatically switched off to conserve power. When 1.25V is switched on for use by the A/D converter, a time t<sub>BG</sub> should be allowed for the bandgap circuit to stabilise before implementing an A/D conversion.

Unimplemented, read as "0" Bit 5

Bit 4 VREFS: Select ADC reference voltage

0: Internal ADC power

1: VREF pin

This bit is used to select the reference voltage for the A/D converter. If the bit is high then the A/D converter reference voltage is supplied on the external VREF pin. If the pin is low then the internal reference is used which is taken from the power supply pin VDD.

Bit 3 Unimplemented, read as "0"

Bit  $2 \sim 0$ ADCK2 ~ ADCK0: Select ADC clock source

> 000: f<sub>SYS</sub> 001: fsys/2

> 010: f<sub>SYS</sub>/4

011:  $f_{SYS}/8$ 

100: f<sub>SYS</sub>/16

101: f<sub>SYS</sub>/32

110: f<sub>SYS</sub>/64

111: Undefined

These three bits are used to select the clock source for the A/D converter.

Rev. 1.30 107 December 14, 2016



## **ACERL Register**

| Bit  | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
|------|------|------|------|------|------|------|------|------|
| Name | ACE7 | ACE6 | ACE5 | ACE4 | ACE3 | ACE2 | ACE1 | ACE0 |
| R/W  |
| POR  | 1    | 1    | 1    | 1    | 1    | 1    | 1    | 1    |

Bit 7 ACE7: Define PC2 is OUVP02, A/D input or not

0: Not OUVP02 and not A/D input

1:OUVP02 or (and) A/D input, AN7

Bit 6 ACE6: Define PC1 is OUVP01, A/D input or not

0: Not OUVP01 and not A/D input 1: OUVP01 or (and) A/D input, AN6

Bit 5 ACE5: Define PC0 is OUVP00, A/D input or not

0: Not OUVP00 and not A/D input 1: OUVP00 or (and) A/D input, AN5

Bit 4 ACE4: Define PA7 is A/D input or not

0: Not A/D input 1: A/D input, AN4

Bit 3 ACE3: Define PA6 is A/D input or not

0: Not A/D input 1: A/D input, AN3

Bit 2 ACE2: Define PA2 is A/D input or not

0: Not A/D input 1: A/D input, AN2

Bit 1 ACE1: Define PA1 is A/D input or not

0: Not A/D input 1: A/D input, AN1

Bit 0 **ACE0**: Define PA0 is A/D input or not

0: Not A/D input 1: A/D input, AN0



# **ACERH Register**

| Bit  | 7 | 6 | 5     | 4     | 3     | 2     | 1    | 0    |
|------|---|---|-------|-------|-------|-------|------|------|
| Name | _ | _ | ACE13 | ACE12 | ACE11 | ACE10 | ACE9 | ACE8 |
| R/W  | _ | _ | R/W   | R/W   | R/W   | R/W   | R/W  | R/W  |
| POR  | _ | _ | 1     | 1     | 1     | 1     | 1    | 1    |

Bit 7~6 Unimplemented, read as "0"

Bit 5 ACE13: Define PD5 is A/D input or not

0: Not A/D input 1: A/D input, AN13

Bit 4 ACE12: Define PD4 is A/D input or not

0: Not A/D input 1: A/D input, AN12

Bit 3 ACE11: Define PD3 is A/D input or not

0: Not A/D input 1: A/D input, AN11

Bit 2 ACE10: Define PD2 is A/D input or not

0: Not A/D input 1: A/D input, AN10

Bit 1 ACE9: Define PD1 is A/D input or not

0: Not A/D input 1: A/D input, AN9

Note that the AN9 is not connected to the external pin for the HT45FH4N device.

Bit 0 ACE8: Define PD0 is A/D input or not

0: Not A/D input 1: A/D input, AN8



# A/D Operation

The START bit in the ADCR0 register is used to start and reset the A/D converter. When the microcontroller sets this bit from low to high and then low again, an analog to digital conversion cycle will be initiated. When the START bit is brought from low to high but not low again, the EOCB bit in the ADCR0 register will be set high and the analog to digital converter will be reset. It is the START bit that is used to control the overall start operation of the internal analog to digital converter.

The EOCB bit in the ADCR0 register is used to indicate when the analog to digital conversion process is complete. This bit will be automatically cleared to "0" by the microcontroller after a conversion cycle has ended. In addition, the corresponding A/D interrupt request flag will be set in the interrupt control register, and if the interrupts are enabled, an appropriate internal interrupt signal will be generated. This A/D internal interrupt signal will direct the program flow to the associated A/D internal interrupt address for processing. If the A/D internal interrupt is disabled, the microcontroller can be used to poll the EOCB bit in the ADCR0 register to check whether it has been cleared as an alternative method of detecting the end of an A/D conversion cycle.

The clock source for the A/D converter, which originates from the system clock  $f_{SYS}$ , can be chosen to be either  $f_{SYS}$  or a subdivided version of  $f_{SYS}$ . The division ratio value is determined by the ADCK2~ADCK0 bits in the ADCR1 register.

Although the A/D clock source is determined by the system clock  $f_{SYS}$ , and by bits ADCK2~ADCK0, there are some limitations on the maximum A/D clock source speed that can be selected. As the recommended range of permissible A/D clock period,  $t_{ADCK}$ , is from  $0.5\mu s$  to  $10\mu s$ , care must be taken for system clock frequencies. For example, if the system clock operates at a frequency of 4MHz, the ADCK2~ADCK0 bits should not be set to 000B or 110B. Doing so will give A/D clock periods that are less than the minimum A/D clock period or greater than the maximum A/D clock period which may result in inaccurate A/D conversion values.

Refer to the following table for examples, where values marked with an asterisk \* show where, depending upon the device, special care must be taken, as the values may be less than the specified minimum A/D Clock Period.

|                  |   |   |   | A/D Clock P                                   | Period (tadck)                                 |  |  |                                   |
|------------------|---|---|---|---|--|--|--|-----------------------------------|
| f <sub>sys</sub> | ADCK2,<br>ADCK1,<br>ADCK0<br>=000<br>(fsys) | ADCK2,<br>ADCK1,<br>ADCK0<br>=001<br>(fsys/2) | ADCK2,<br>ADCK1,<br>ADCK0<br>=010<br>(fsys/4) | ADCK2,<br>ADCK1,<br>ADCK0<br>=011<br>(fsys/8) | ADCK2,<br>ADCK1,<br>ADCK0<br>=100<br>(fsys/16) | ADCK2,<br>ADCK1,<br>ADCK0<br>=101<br>(fsys/32) | ADCK2,<br>ADCK1,<br>ADCK0<br>=110<br>(fsys/64) | ADCK2,<br>ADCK1,<br>ADCK0<br>=111 |
| 1MHz             | 1µs   | 2µs   | 4µs   | 8µs   | 16µs*  | 32µs*  | 64µs*  | Undefined                         |
| 2MHz             | 500ns                                       | 1µs   | 2µs   | 4µs   | 8µs  | 16µs*  | 32µs*  | Undefined                         |
| 4MHz             | 250ns*                                      | 500ns   | 1µs   | 2µs   | 4µs  | 8µs  | 16µs*  | Undefined                         |
| 8MHz             | 125ns*                                      | 250ns*  | 500ns   | 1µs   | 2µs  | 4µs  | 8µs  | Undefined                         |
| 12MHz            | 83ns*                                       | 167ns*  | 333ns*  | 667ns   | 1.33µs   | 2.67µs   | 5.33µs   | Undefined                         |

A/D Clock Period Examples




Controlling the power on/off function of the A/D converter circuitry is implemented using the ADOFF bit in the ADCR0 register. This bit must be zero to power on the A/D converter. When the ADOFF bit is cleared to zero to power on the A/D converter internal circuitry a certain delay, as indicated in the timing diagram, must be allowed before an A/D conversion is initiated. Even if no pins are selected for use as A/D inputs by clearing the ACE13~ACE0 bits in the ACERL and ACERH registers, if the ADOFF bit is zero then some power will still be consumed. In power conscious applications it is therefore recommended that the ADOFF is set high to reduce power consumption when the A/D converter function is not being used.

The reference voltage supply to the A/D Converter can be supplied from either the positive power supply pin, VDD, or from an external reference sources supplied on pin VREF. The desired selection is made using the VREFS bit. As the VREF pin is pin-shared with other functions, when the VREFS bit is set high, the VREF pin function will be selected and the other pin functions will be disabled automatically.

## A/D Input Pins

All of the A/D analog input pins are pin-shared with the I/O pins as well as other functions. The ACE13~ACE0 bits in the ACERL and ACERH registers, determine whether the input pins are setup as A/D converter analog inputs or whether they have other functions. If the ACE13~ACE0 bits for its corresponding pin is set high then the pin will be setup to be an A/D converter input and the original pin functions disabled. In this way, pins can be changed under program control to change their function between A/D inputs and other functions. All pull-high resistors, which are setup through register programming, will be automatically disconnected if the pins are setup as A/D inputs. Note that it is not necessary to first setup the A/D pin as an input in the PAC port control register to enable the A/D input as when the ACE13~ACE0 bits enable an A/D input, the status of the port control register will be overridden. Note that the A/D input, AN9, is not connected to the external pin for the HT45FH4N device.

The A/D converter has its own reference voltage pin, VREF, however the reference voltage can also be supplied from the power supply pin, a choice which is made through the VREFS bit in the ADCR1 register. The analog input values must not be allowed to exceed the value of  $V_{REF}$ .





### Summary of A/D Conversion Steps

• Step 7


The following summarises the individual steps that should be executed in order to implement an A/D conversion process.

- Step 1
   Select the required A/D conversion clock by correctly programming bits ADCK2~ADCK0 in the ADCR1 register.
- Step 2
   Enable the A/D by clearing the ADOFF bit in the ADCR0 register to zero.
- Step 3
   Select which channel is to be connected to the internal A/D converter by correctly programming the ACS4~ACS0 bits which are also contained in the ADCR1 and ADCR0 register.
- Step 4
   Select which pins are to be used as A/D inputs and configure them by correctly programming the ACE13~ACE0 bits in the ACERL and ACERH register.
- Step 5
  If the interrupts are to be used, the interrupt control registers must be correctly configured to ensure the A/D converter interrupt function is active. The master interrupt control bit, EMI, and the A/D converter interrupt bit, ADE, must both be set high to do this.
- Step 6
   The analog to digital conversion process can now be initialised by setting the START bit in the ADCR0 register from low to high and then low again. Note that this bit should have been originally cleared to zero.
  - To check when the analog to digital conversion process is complete, the EOCB bit in the ADCR0 register can be polled. The conversion process is complete when this bit goes low. When this occurs the A/D data registers ADRL and ADRH can be read to obtain the conversion value. As an alternative method, if the interrupts are enabled and the stack is not full, the program can wait for an A/D interrupt to occur.

Note: When checking for the end of the conversion process, if the method of polling the EOCB bit in the ADCR0 register is used, the interrupt enable step above can be omitted.

The accompanying diagram shows graphically the various stages involved in an analog to digital conversion process and its associated timing. After an A/D conversion process has been initiated by the application program, the microcontroller internal hardware will begin to carry out the conversion, during which time the program can continue with other functions. The time taken for the A/D conversion is  $16 \, t_{ADCK}$  where  $t_{ADCK}$  is equal to the A/D clock period.





A/D Conversion Timing

### **Programming Considerations**

During microcontroller operations where the A/D converter is not being used, the A/D internal circuitry can be switched off to reduce power consumption, by setting bit ADOFF high in the ADCR0 register. When this happens, the internal A/D converter circuits will not consume power irrespective of what analog voltage is applied to their input lines. If the A/D converter input lines are used as normal I/Os, then care must be taken as if the input voltage is not at a valid logic level, then this may lead to some increase in power consumption.

### A/D Transfer Function


As the device contains a 12-bit A/D converter, its full-scale converted digitised value is equal to FFFH. Since the full-scale analog input value is equal to the  $V_{DD}$  or  $V_{REF}$  voltage, this gives a single bit analog input value of  $V_{DD}$  or  $V_{REF}$  divided by 4096.

1 LSB= 
$$(V_{DD} \text{ or } V_{REF}) / 4096$$

The A/D Converter input voltage value can be calculated using the following equation:

A/D input voltage = A/D output digital value 
$$\times$$
 (V<sub>DD</sub> or V<sub>REF</sub>) / 4096

The diagram shows the ideal transfer function between the analog input value and the digitised output value for the A/D converter. Except for the digitised zero value, the subsequent digitised values will change at a point 0.5 LSB below where they would change without the offset, and the last full scale digitised value will change at a point 1.5 LSB below the  $V_{\rm DD}$  or  $V_{\rm REF}$  level.



Ideal A/D Transfer Function



# A/D Programming Examples

The following two programming examples illustrate how to setup and implement an A/D conversion. In the first example, the method of polling the EOCB bit in the ADCR0 register is used to detect when the conversion cycle is complete, whereas in the second example, the A/D interrupt is used to determine when the conversion is complete.

### Example: using an EOCB polling method to detect the end of conversion

```
clr ADE
                    ; disable ADC interrupt
mov a,03H
mov ADCR1,a
                   ; select f_{\text{SYS}}/8 as A/D clock and switch off 1.25V
clr ADOFF
mov a,0Fh
                   ; setup ACERL to configure pins ANO~AN3
mov ACERL, a
mov a, 00h
mov ACERH, a
mov a,01h
mov ADCRO, a
                   ; enable and connect ANO channel to A/D converter
start conversion:
clr START
                   ; high pulse on start bit to initiate conversion
set START
                    ; reset A/D
clr START
                    ; start A/D
polling EOC:
sz EOCB
                    ; poll the ADCRO register EOCB bit to detect end of A/D conversion
jmp polling EOC
                   ; continue polling
                   ; read low byte conversion result value
mov a, ADRL
mov ADRL_buffer,a ; save result to user defined register
                   ; read high byte conversion result value
mov a, ADRH
mov ADRH buffer,a ; save result to user defined register
jmp start_conversion ; start next a/d conversion
```




### Example: using the interrupt method to detect the end of conversion

```
clr ADE
                     ; disable ADC interrupt
mov a,03H
mov ADCR1,a ; select f_{\text{SYS}}/8 as A/D clock and switch off 1.25V
Clr ADOFF
mov a,0Fh
                     ; setup ACERL to configure pins ANO~AN3
mov ACERL,a
mov a, 00h
mov ACERH, a
mov a,01h
mov ADCRO, a
                     ; enable and connect ANO channel to A/D converter
Start conversion:
clr START
                     ; high pulse on START bit to initiate conversion
set START
                     ; reset A/D
clr START
                     ; start A/D
clr ADF
                     ; clear ADC interrupt request flag
                     ; enable ADC interrupt
set ADE
set EMI
                     ; enable global interrupt
                      ; ADC interrupt service routine
ADC ISR:
mov acc stack,a
                     ; save ACC to user defined memory
mov a,STATUS
mov status stack,a ; save STATUS to user defined memory
mov a, ADRL
                     ; read low byte conversion result value
mov adrl_buffer,a ; save result to user defined register
mov a,ADRH ; read high byte conversion result value mov adrh_buffer,a ; save result to user defined register
EXIT INT ISR:
mov a, status stack
mov STATUS,a ; restore STATUS from user defined memory mov a,acc_stack ; restore ACC from user defined memory
reti
```




# **Complementary PWM Output**

The device provides a complementary output pair of signals which can be used as a PWM driver signal. The signal is sourced from the TM1 output signal, TP1 or the TM2 output signal, TP2. For PMOS type upper side driving, the PWM output is an active low signal while for NMOS type lower side driving the PWM output is an active high signal. When these complementary PWM outputs are both used to drive the upper and low sides, the dead time generator will automatically be enabled and a dead time, which is programmable using the DTPSCn and DTn bits in the CPRn register, will be inserted to prevent excessive DC currents. The dead time will be inserted whenever the rising edge of the dead time generator input signal occurs. With a dead time insertion, the output signals are eventually sent out to the external power transistors. The dead time generator will only be enabled if both of the complementary outputs are used, as determined by the OUTnCP bits in the TMPC register.



**Complementary PWM Output Block Diagram** 



**Complementary PWM Output Waveform** 



### **CPR0** Register

| Bit  | 7 | 6 | 5 | 4       | 3       | 2    | 1    | 0    |
|------|---|---|---|---------|---------|------|------|------|
| Name | _ | _ | _ | DTPSC01 | DTPSC00 | DT02 | DT01 | DT00 |
| R/W  | _ | _ | _ | R/W     | R/W     | R/W  | R/W  | R/W  |
| POR  | _ | _ | _ | 0       | 0       | 0    | 0    | 0    |

Bit  $7 \sim 5$  Unimplemented, read as "0"

Bit 4 ~ 3 **DTPSC01~DTPSC00**: Dead time prescaler division ratio select

00:  $f_D=f_H/1$ 01:  $f_D=f_H/2$ 10:  $f_D=f_H/4$ 11:  $f_D=f_H/8$ 

Bit  $2 \sim 0$  **DT02~DT00**: Dead time select

000: dead time is  $[(1/f_D)-(1/f_H)] \sim (1/f_D)$ 001: dead time is  $[(2/f_D)-(1/f_H)] \sim (2/f_D)$ 010: dead time is  $[(3/f_D)-(1/f_H)] \sim (3/f_D)$ 011: dead time is  $[(4/f_D)-(1/f_H)] \sim (4/f_D)$ 100: dead time is  $[(5/f_D)-(1/f_H)] \sim (5/f_D)$ 101: dead time is  $[(6/f_D)-(1/f_H)] \sim (6/f_D)$ 110: dead time is  $[(7/f_D)-(1/f_H)] \sim (7/f_D)$ 111: dead time is  $[(8/f_D)-(1/f_H)] \sim (8/f_D)$ 

## **CPR1 Register**

| Bit  | 7 | 6 | 5 | 4       | 3       | 2    | 1    | 0    |
|------|---|---|---|---------|---------|------|------|------|
| Name | _ | _ | _ | DTPSC11 | DTPSC10 | DT12 | DT11 | DT10 |
| R/W  | _ | _ | _ | R/W     | R/W     | R/W  | R/W  | R/W  |
| POR  | _ | _ | _ | 0       | 0       | 0    | 0    | 0    |

Bit  $7 \sim 5$  Unimplemented, read as "0"

Bit 4 ~ 3 **DTPSC11~DTPSC10**: Dead time prescaler division ratio select

00:  $f_D=f_H/1$ 01:  $f_D=f_H/2$ 10:  $f_D=f_H/4$ 11:  $f_D=f_H/8$ 

Bit  $2 \sim 0$  **DT12~DT10**: Dead time select

000: dead time is  $[(1/f_D)-(1/f_H)] \sim (1/f_D)$ 001: dead time is  $[(2/f_D)-(1/f_H)] \sim (2/f_D)$ 010: dead time is  $[(3/f_D)-(1/f_H)] \sim (3/f_D)$ 011: dead time is  $[(4/f_D)-(1/f_H)] \sim (4/f_D)$ 100: dead time is  $[(5/f_D)-(1/f_H)] \sim (5/f_D)$ 101: dead time is  $[(6/f_D)-(1/f_H)] \sim (6/f_D)$ 110: dead time is  $[(7/f_D)-(1/f_H)] \sim (7/f_D)$ 111: dead time is  $[(8/f_D)-(1/f_H)] \sim (8/f_D)$ 



# **Over Current Protection**

The device includes an over current protection function which provides a protection mechanism for the battery charge and discharge applications.

#### **OCP Funciton**

To prevent the possibility of large battery current and load current, the OCP input voltage from the battery sense resistor is compared with a reference voltage generated by an 8-bit D/A converter. The 8-bit D/A converter power is supplied by the external power pin named DAPWR. Once the OCP input voltage is greater than the reference voltage, it will force the OUT0H/OUT1H and OUT0L/OUT1L signals inactive, i.e., the OUT0H/OUT1H signal will be forced into a high state and the OUT0L/OUT1L signal will be forced into a low state before the polarity control, to turn the external MOS off for over current protection.


The OUT0H/OUT1H and OUT0L/OUT1L signals can be forced to an inactive state when an over current event occurs. If an over current event occurs, the corresponding interrupt will be generated. Once the over current condition has disappeared, the OUT0H/OUT1H and OUT0L/OUT1L signals will recover to drive the PWM output.

The operational amplifier in the over current protection circuitry can be configured in an inverting or non-inverting OPA configuration to sense the battery current when the battery is undergoing a charge or discharge operation. It is recommended that the OPA should be in a non-inverting mode during a charge operation and in an inverting mode during a discharge operation.

More information for the OUTnH and OUTnL signal polarity and output control is described in the TMPCn register.

# **OCP Circuit Operation**

OCP is abbreviation of over current protects circuit. OCP detect input voltage which is proportional to the monitored source current; if the input voltage is larger than reference voltage set by DAC, OCP will issue an output signal indicate the source current is over specification.



Over Current Protection Block Diagram (n=0 or 1)



The source voltage is input from OCPn0 or OCPn1. After this, four switches S0~S3 consist of a mode select function. An OPAMP and two resistors consist of a PGA function; PGA gain can be positive or negative determine by input voltage connect to positive input or negative input of PGA. DAC is used to generate reference voltage. The comparator compares the reference voltage and the amplified input voltage to produce Comparator output flag (OCPnCX), finally filter out OCPnCX to generate OCPnO and OCP interrupt, they are de-bounce version of OCPnCX used to indicates that source current is over specification or not. OCPnO is defined as OCP output and OCP interrupt trigger. The comparator of OCP also has hysteresis function controlled by OCPnCHY bit.

Note that the filter clock is  $f_{ELT}=f_H/4$ . The amplified input voltage also can be read out by means of another ADC from OPA output. DAC output voltage is controlled by OCPnDA register, and the DAC output is define as

DAC 
$$V_{OUT} = (DAC V_{REF}/256) \times D[7:0]$$

# **Input Voltage Range**

The input voltage can be positive or negative, together with PGA operating mode, represent a more flexible application.

(1)  $V_{IN} > 0$ , PGA operates in non-inverting mode, the output voltage of PGA is

$$VO_{PGA}=(1+R_2/R_1) \times V_{IN}$$

(2) For convinced using, when PGA operates in non-inverting mode, we provide a unity gain buffer function.

If COPnM[1:0]=01 and OCPnG[2:0]=000, the PGA gain will be 1 and is configured as unity gain buffer. The switches S2 and S3 will be open internally and the output voltage of PGA is

$$VO_{PGA} = V_{IN}$$

(3)  $0 > V_{IN} > -0.4$ , PGA operates in inverting mode, the output voltage of PGA is

$$VO_{PGA}=-(R_2/R_1) \times V_{IN}$$

Note: if V<sub>IN</sub> is negative, it should not lower than (-0.4V) to avoid leakage current.

# **OCP Register**

Overall operation of the over current protection is controlled using several registers.

| Register |        |         |         |         | Bit      |          |          |          |
|----------|--------|---------|---------|---------|----------|----------|----------|----------|
| Name     | 7      | 6       | 5       | 4       | 3        | 2        | 1        | 0        |
| OCP0C0   | OCP0M1 | ОСР0М0  | OCP0PC1 | OCP0PC0 | OCP01LEN | OCP01HEN | OCP00LEN | OCP00HEN |
| OCP0C1   | OCP0O  | OCP0CHY | OCP0G2  | OCP0G1  | OCP0G0   | OCP0F2   | OCP0F1   | OCP0F0   |
| OCP0DA   | D7     | D6      | D5      | D4      | D3       | D2       | D1       | D0       |
| A0CAL    | A00FM  | A0RS    | A0OF5   | A0OF4   | A0OF3    | A0OF2    | A0OF1    | A0OF0    |
| C0CAL    | OCP0CX | C0OFM   | C0RS    | C0OF4   | C0OF3    | C0OF2    | C0OF1    | C0OF0    |
| OCP1C0   | OCP1M1 | OCP1M0  | OCP1PC1 | OCP1PC0 | OCP11LEN | OCP11HEN | OCP10LEN | OCP10HEN |
| OCP1C1   | OCP10  | OCP1CHY | OCP1G2  | OCP1G1  | OCP1G0   | OCP1F2   | OCP1F1   | OCP1F0   |
| OCP1DA   | D7     | D6      | D5      | D4      | D3       | D2       | D1       | D0       |
| A1CAL    | A10FM  | A1RS    | A10F5   | A10F4   | A10F3    | A10F2    | A10F1    | A1OF0    |
| C1CAL    | OCP1CX | C10FM   | C1RS    | C10F4   | C10F3    | C1OF2    | C10F1    | C10F0    |
| OCPPC    | _      | _       | OCP1RV  | OCP0RV  | OCP11C   | OCP10C   | OCP01C   | OCP00C   |

**OCP Register List** 



# **OCPPC** Register

| Bit  | 7 | 6 | 5      | 4      | 3      | 2      | 1      | 0      |
|------|---|---|--------|--------|--------|--------|--------|--------|
| Name | _ | _ | OCP1RV | OCP0RV | OCP11C | OCP10C | OCP01C | OCP00C |
| R/W  | _ | _ | R/W    | R/W    | R/W    | R/W    | R/W    | R/W    |
| POR  | _ | _ | 0      | 0      | 1      | 1      | 1      | 1      |

Bit 7~6 Unimplemented, read as "0"

Bit 5 OCP1RV: Select OCP1 DAC reference voltage

0: AVDD pin 1: DAPWR pin

Bit4 OCP0RV: Select OCP0 DAC reference voltage

0: AVDD pin 1: DAPWR pin

Bit3 OCP11C: Define PC6 is OCP11 input or not

0: Not OCP11 input 1: Analog input, OCP11

Bit 2 **OCP10C**: Define PC5 is OCP10 input or not

0: Not OCP10 input 1: Analog input, OCP10

Bit 1 **OCP01C**: Define PC4 is OCP01 input or not

0: Not OCP01 input 1: Analog input, OCP01

Bit 0 **OCP00C**: Define PC3 is OCP00 input or not

0: Not OCP00 input1: Analog input, OCP00



### **OCP0C0** Register

| Bit  | 7      | 6      | 5       | 4       | 3        | 2        | 1        | 0        |
|------|--------|--------|---------|---------|----------|----------|----------|----------|
| Name | OCP0M1 | ОСР0М0 | OCP0PC1 | OCP0PC0 | OCP01LEN | OCP01HEN | OCP00LEN | OCP00HEN |
| R/W  | R/W    | R/W    | R/W     | R/W     | R/W      | R/W      | R/W      | R/W      |
| POR  | 0      | 0      | 0       | 0       | 0        | 0        | 0        | 0        |

Bit 7~6 OCP0M1~OCP0M0: Over Current Protection function 0 operating mode selection

00: OCP 0 disable, S1, S3 on, S0, S2 off

01: OCP 0 enable in non-inverter mode, S0, S3 on, S1, S2 off

10: OCP 0 enable in inverter mode, S1, S2 on, S0, S3 off

11: OCP 0 enable in internal 0V input mode, S1, S3 on, S0, S2 off

Bit 5~4 **OCP0PC1~OCP0PC0**: Over Current Protection 0 Pin Control

00: OCP0 input is disabled

01: OCP0 input is disabled

10: OCP00 pin is used to as OCP0 input

11: OCP01 pin is used to as OCP0 input

Bit 3 OCP01LEN: OUT1L Over Current Protection 0 Enable control

0: Disable

1: Enable

This bit is used to control whether the OUT1L signal is forced into an inactive state when an over current condition occurs.

Bit 2 OCP01HEN: OUT1H Over Current Protection 0 Enable control

0: Disable

1: Enable

This bit is used to control whether the OUT1H signal is forced into an inactive state when an over current condition occurs

Bit 1 OCP00LEN: OUT0L Over Current Protection 0 Enable control

0: Disable

1: Enable

This bit is used to control whether the OUT0L signal is forced into an inactive state when an over current condition occurs.

Bit 0 OCP00HEN: OUT0H Over Current Protection 0 Enable control

0: Disable

1: Enable

This bit is used to control whether the OUT0H signal is forced into an inactive state when an over current condition occurs.



### **OCP0C1** Register

| Bit  | 7     | 6       | 5      | 4      | 3      | 2      | 1      | 0      |
|------|-------|---------|--------|--------|--------|--------|--------|--------|
| Name | OCP0O | OCP0CHY | OCP0G2 | OCP0G1 | OCP0G0 | OCP0F2 | OCP0F1 | OCP0F0 |
| R/W  | R     | R/W     | R/W    | R/W    | R/W    | R/W    | R/W    | R/W    |
| POR  | ×     | 0       | 0      | 0      | 0      | 0      | 0      | 0      |

Bit 7 OCP00: Over Current Protection 0 Comparator Filter Digital Output

0: The monitored source current is not over

1: The monitored source current is over

Bit 6 OCP0CHY: Over Current Protection 0 Comparator Hysteresis Enable control

0: Disable 1: Enable

Bit 5~3 OCP0G2~OCP0G0: Over Current Protection 0 OPA gain selection

000: ×1 001: ×5 010: ×10 011: ×15 100: ×20

101: ×20 110: ×20 111: ×20

Bit 2~0 **OCP0F2~OCP0F0**: Over Current Protection 0 demodulation filter selection

000: 0 t<sub>FLT</sub> (without filter)

000: 0 telf (without in 001:  $1\sim2 \times t_{FLT}$  010:  $3\sim4 \times t_{FLT}$  011:  $7\sim8 \times t_{FLT}$  100:  $15\sim16 \times t_{FLT}$  101:  $31\sim32 \times t_{FLT}$  110:  $63\sim64 \times t_{FLT}$ 

111:  $127 \sim 128 \times t_{FLT}$ Note:  $f_{FLT} = f_H/4$ ,  $t_{FLT} = 1/f_{FLT}$ 

### **OCP0DA Register**

| Bit  | 7   | 6   | 5   | 4   | 3   | 2   | 1   | 0   |
|------|-----|-----|-----|-----|-----|-----|-----|-----|
| Name | D7  | D6  | D5  | D4  | D3  | D2  | D1  | D0  |
| R/W  | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| POR  | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   |

Bit  $7\sim 0$  OCP 0 DAC Data Register bit  $7\sim$  bit 0

8-bit DAC data bits.

OCP 0 DAC Output = (DAC reference voltage)  $\times$  (DAC.7 $\sim$ 0)/256



### **A0CAL Register**

| Bit  | 7     | 6    | 5     | 4     | 3     | 2     | 1     | 0     |
|------|-------|------|-------|-------|-------|-------|-------|-------|
| Name | A00FM | A0RS | A0OF5 | A0OF4 | A0OF3 | A0OF2 | A0OF1 | A0OF0 |
| R/W  | R/W   | R/W  | R/W   | R/W   | R/W   | R/W   | R/W   | R/W   |
| POR  | 0     | 0    | 1     | 0     | 0     | 0     | 0     | 0     |

Bit 7 A0OFM: Over Current Protection 0 Operational Amplifier Input Offset Voltage Cancellation Mode Select

0: Operational Amplifier mode

1: Input Offset Voltage Cancellation mode

Note: Only if the bits OCP0M1~OCP0M0=11 and A0OFM=1 and C0OFM=0, it can enter into the Over Current Protection 0 Operational Amplifier input offset voltage cancellation mode.

Bit 6 A0RS: Over Current Protection 0 Operational Amplifier Offset Voltage Cancellation Reference Input Select

0: Operational Amplifier negative input selected

1: Operational Amplifier positive input selected

Bit 5~0 **A0OF5~A0OF0**: Over Current Protection 0 Operational Amplifier Input Voltage Offset Cancellation Setting

#### **COCAL Register**

| Bit  | 7      | 6     | 5    | 4     | 3     | 2     | 1     | 0     |
|------|--------|-------|------|-------|-------|-------|-------|-------|
| Name | OCP0CX | C00FM | C0RS | C0OF4 | C0OF3 | C0OF2 | C0OF1 | C0OF0 |
| R/W  | R      | R/W   | R/W  | R/W   | R/W   | R/W   | R/W   | R/W   |
| POR  | ×      | 0     | 0    | 1     | 0     | 0     | 0     | 0     |

Bit 7 OCPOCX: Over Current Protection 0 Comparator or Operational Amplifier Digital Output for Input Offset Voltage Cancellation mode

0: Positive input voltage < negative input voltage

1: Positive input voltage > negative input voltagel

Bit 6 COOFM: Over Current Protection 0 Comparator Input Offset Voltage Cancellation Mode Select

0: Comparator mode

1: Input Offset Voltage Cancellation mode

Note: Only if the bits OCP0M1~OCP0M0=11 and A0OFM=0 and C0OFM=1, it can enter into the Over Current Protection 0 Comparator input offset voltage cancellation mode.

Bit 5 CORS: Over Current Protection 0 Comparator Offset Voltage Cancellation Reference Input Select

0: Comparator negative input selected

1: Comparator positive input selected

Bit 4~0 **C00F4~C00F0**: Over Current Protection 0 Comparator Input Voltage Offset Cancellation Setting



### **OCP1C0** Register

| Bit  | 7      | 6      | 5       | 4       | 3        | 2        | 1        | 0        |
|------|--------|--------|---------|---------|----------|----------|----------|----------|
| Name | OCP1M1 | OCP1M0 | OCP1PC1 | OCP1PC0 | OCP11LEN | OCP11HEN | OCP10LEN | OCP10HEN |
| R/W  | R/W    | R/W    | R/W     | R/W     | R/W      | R/W      | R/W      | R/W      |
| POR  | 0      | 0      | 0       | 0       | 0        | 0        | 0        | 0        |

Bit 7~6 OCP1M1~OCP1M0: Over Current Protection function 1 operating mode selection

00: OCP 1 disable, S1, S3 on, S0, S2 off

01: OCP 1 enable in non-inverter mode, S0, S3 on, S1, S2 off

10: OCP 1 enable in inverter mode, S1, S2 on, S0, S3 off

11: OCP 1 enable in internal 0V input mode, S1, S3 on, S0, S2 off

Bit 5~4 **OCP1PC1~OCP1PC0**: Over Current Protection 1 Pin Control

00: OCP1 input is disabled

01: OCP1 input is disabled

10: OCP10 pin is used to as OCP1 input

11: OCP11 pin is used to as OCP1 input

Bit 3 OCP11LEN: OUT1L Over Current Protection 1 Enable control

0: Disable

1: Enable

This bit is used to control whether the OUT1L signal is forced into an inactive state when an over current condition occurs.

Bit 2 OCP11HEN: OUT1H Over Current Protection 1 Enable control

0: Disable

1: Enable

This bit is used to control whether the OUT1H signal is forced into an inactive state when an over current condition occurs

Bit 1 OCP10LEN: OUT0L Over Current Protection 1 Enable control

0: Disable

1: Enable

This bit is used to control whether the OUT0L signal is forced into an inactive state when an over current condition occurs.

Bit 0 OCP00HEN: OUT0H Over Current Protection 1 Enable control

0: Disable

1: Enable

This bit is used to control whether the OUT0H signal is forced into an inactive state when an over current condition occurs.



### **OCP1C1** Register

| Bit  | 7     | 6       | 5      | 4      | 3      | 2      | 1      | 0      |
|------|-------|---------|--------|--------|--------|--------|--------|--------|
| Name | OCP10 | OCP1CHY | OCP1G2 | OCP1G1 | OCP1G0 | OCP1F2 | OCP1F1 | OCP1F0 |
| R/W  | R     | R/W     | R/W    | R/W    | R/W    | R/W    | R/W    | R/W    |
| POR  | ×     | 0       | 0      | 0      | 0      | 0      | 0      | 0      |

Bit 7 OCP10: Over Current Protection 1 Comparator Filter Digital Output

0: The monitored source current is not over

1: The monitored source current is over

Bit 6 OCP1CHY: Over Current Protection 1 Comparator Hysteresis Enable control

0: Disable 1: Enable

Bit 5~3 OCP1G2~OCP1G0: Over Current Protection 1 OPA gain selection

000: ×1 001: ×5 010: ×10 011: ×15 100: ×20 101: ×20 110: ×20 111: ×20

Bit 2~0 **OCP1F2~OCP1F0**: Over Current Protection1 demodulation filter selection

000: 0 t<sub>FLT</sub> (without filter)

 $\begin{array}{l} 001: 1{\sim}2 \times t_{FLT} \\ 010: 3{\sim}4 \times t_{FLT} \\ 011: 7{\sim}8 \times t_{FLT} \\ 100: 15{\sim}16 \times t_{FLT} \\ 101: 31{\sim}32 \times t_{FLT} \\ 110: 63{\sim}64 \times t_{FLT} \\ 111: 127{\sim}128 \times t_{FLT} \end{array}$ 

Note:  $f_{FLT}=f_H/4$ ,  $t_{FLT}=1/f_{FLT}$ 

# **OCP1DA Register**

| Bit  | 7   | 6   | 5   | 4   | 3   | 2   | 1   | 0   |
|------|-----|-----|-----|-----|-----|-----|-----|-----|
| Name | D7  | D6  | D5  | D4  | D3  | D2  | D1  | D0  |
| R/W  | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| POR  | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   |

Bit  $7\sim 0$  OCP 1 DAC Data Register bit  $7\sim$  bit 0

8-bit DAC data bits.

OCP 1 DAC Output = (DAC reference voltage)  $\times$  (DAC.7 $\sim$ 0)/256



### **A1CAL Register**

| Bit  | 7     | 6    | 5     | 4     | 3     | 2     | 1     | 0     |
|------|-------|------|-------|-------|-------|-------|-------|-------|
| Name | A10FM | A1RS | A1OF5 | A10F4 | A1OF3 | A10F2 | A10F1 | A1OF0 |
| R/W  | R/W   | R/W  | R/W   | R/W   | R/W   | R/W   | R/W   | R/W   |
| POR  | 0     | 0    | 1     | 0     | 0     | 0     | 0     | 0     |

Bit 7 A10FM: Over Current Protection 1 Operational Amplifier Input Offset Voltage

Cancellation Mode Select

0: Operational Amplifier mode

1: Input Offset Voltage Cancellation mode

Note: Only if the bits OCP1M1~OCP1M0=11 and A1OFM=1 and C1OFM=0, it can enter into the Over Current Protection 1 Operational Amplifier input offset voltage cancellation mode.

Bit 6 A1RS: Over Current Protection 1 Operational Amplifier Offset Voltage Cancellation Reference Input Select

0: Operational Amplifier negative input selected

1: Operational Amplifier positive input selected

Bit 5~0 A1OF5~A1OF0: Over Current Protection 1 Operational Amplifier Input Voltage Offset Cancellation Setting

#### C1CAL Register

| Bit  | 7      | 6     | 5    | 4     | 3     | 2     | 1     | 0     |
|------|--------|-------|------|-------|-------|-------|-------|-------|
| Name | OCP1CX | C10FM | C1RS | C1OF4 | C1OF3 | C1OF2 | C1OF1 | C1OF0 |
| R/W  | R      | R/W   | R/W  | R/W   | R/W   | R/W   | R/W   | R/W   |
| POR  | ×      | 0     | 0    | 1     | 0     | 0     | 0     | 0     |

Bit 7 OCP1CX: Over Current Protection 1 Comparator or Operational Amplifier Digital Output for Input Offset Voltage Cancellation mode

0: positive input voltage < negative input voltage

1: positive input voltage > negative input voltagel

Bit 6 C10FM: Over Current Protection 1 Comparator Input Offset Voltage Cancellation Mode Select

0: Comparator mode

1: Input Offset Voltage Cancellation mode

Note: Only if the bits OCP1M1~OCP1M0=11 and A1OFM=0 and C1OFM=1, it can enter into the Over Current Protection 1 Comparator input offset voltage cancellation mode.

Bit 5 C1RS: Over Current Protection 1 Comparator Offset Voltage Cancellation Reference Input Select

0: Comparator negative input selected

1: Comparator positive input selected

Bit 4~0 C10F4~C10F0: Over Current Protection 1 Comparator Input Voltage Offset Cancellation Setting



#### **Offset Calibration**

The OCP circuit has 4 operating modes controlled by OCPnM [1:0], one of it is calibration mode. In calibration mode, OP and comparator offset can be calibrated.

#### **OPAMP Calibration:**

Step1: Set OCPnM [1:0] =11, AnOFM =1, OCP is now under OPAMP calibration status

Step2: Set AnOF [5:0] =000000 then read OCPnCX bit

Step3: Let AnOF[5:0]=AnOF[5:0]+1 then read OCPnCX bit, if OCPnCX is changed; record the AnOF[5:0] data as VOS1

Step4: Set AnOF [5:0] =111111 then read OCPnCX bit

Step5: Let AnOF[5:0]=AnOF[5:0]-1 then read OCPnCX bit, if OCPnCX is changed; record the AnOF[5:0] data as VOS2

Step6: Restore VOS = (VOS1 + VOS2)/2 to AnOF[5:0], the calibration is finished.

#### **Comparator Calibration:**

Step1: Set OCPnM[1:0] =11, CnOFM =1, OCP is now under comparator calibration status.

Step2: Set CnOF [4:0] =00000 then read OCPnCX bit

Step3: Let CnOF=CnOF+1 then read OCPnCX bit, if OCPnCX is changed; record the CnOF[4:0] data as VOS1

Step4: Set CnOF [4:0] =11111 then read OCPnCX bit

Step5: Let CnOF[4:0]=CnOF[4:0]-1 then read OCPnCX bitr, if OCPnCX data is changed; record the CnOF[4:0] data as VOS2.

Step6: Restore VOS = (VOS1 + VOS2)/2 to CnOF[4:0], the calibration is finished.

# **Over Voltage Protection and Under Voltage Protection**

The device is build-in with the over/under voltage protection which can be used for the application of battery charge/discharge.

#### **OVP Function:**

To prevent from output voltage greater than 5.4V, the OVP input voltage can be compared with 8 bit reference voltage. Once OVP is greater than reference voltage, it will force OUT0H/OUT0L, OUT1H/OUT1L inactive i.e., the OUT0H/OUT1H signal will be forced into a high state and the OUT0L/OUT1L signal will be forced into a low state to turn external MOS off for protection.


#### **UVP Function:**

To prevent from output voltage less than 1.0V (external circuit short), the UVP input voltage can be compared with 8 bit reference voltage. Once UVP is less than reference voltage, it will force OUT0H/OUT0L, OUT1H/OUT1L inactive i.e., the OUT0H/OUT1H signal will be forced into a high state and the OUT0L/OUT1L signal will be forced into a low state to turn external MOS off for protection.

The OUT0H/OUT0L, OUT1H/OUT1L can be forced as inactive state for either OVP or UVP occurs. The OVP/UVP also generates interrupt to inform MCU. Once OVP/UVP disappears, the OUT0H/OUT0L, OUT1H/OUT1L will recover to send PWM output.

More information for the OUTnH and OUTnL signal polarity and output control is described in the TMPCn register.





Over/under voltage protection Block Diagram

# **OUVP Register**

Overall operation of the voltage protection and under voltage protection is controlled using several registers.

| Register |         |         |         | В       | it      |         |         |         |
|----------|---------|---------|---------|---------|---------|---------|---------|---------|
| Name     | 7       | 6       | 5       | 4       | 3       | 2       | 1       | 0       |
| OVPDA    | D7      | D6      | D5      | D4      | D3      | D2      | D1      | D0      |
| UVPDA    | D7      | D6      | D5      | D4      | D3      | D2      | D1      | D0      |
| OUVPC0   | OVPCX   | OUVPPC1 | OUVPPC0 | OVPCHY  | _       | OUVPRV  | OVPDB1  | OVPDB0  |
| OUVPC1   | UVPCX   | OVPEN   | UVPEN   | UVPCHY  | _       | _       | UVPDB1  | UVPDB0  |
| OUVPC2   | UVP1LEN | UVP1HEN | UVP0LEN | UVP0HEN | OVP1LEN | OVP1HEN | OVP0LEN | OVP0HEN |

**OUVP Register List** 

# **OVPDA** Register

| Bit  | 7   | 6   | 5   | 4   | 3   | 2   | 1   | 0   |
|------|-----|-----|-----|-----|-----|-----|-----|-----|
| Name | D7  | D6  | D5  | D4  | D3  | D2  | D1  | D0  |
| R/W  | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| POR  | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   |

Bit  $7\sim 0$  OVP DAC Data Register bit  $7\sim$  bit 0

8-bit DAC data bits.

OVP DAC Output = (DAC reference voltage)  $\times$  (DAC.7 $\sim$ 0)/256

## **UVPDA** Register

| Bit  | 7   | 6   | 5   | 4   | 3   | 2   | 1   | 0   |
|------|-----|-----|-----|-----|-----|-----|-----|-----|
| Name | D7  | D6  | D5  | D4  | D3  | D2  | D1  | D0  |
| R/W  | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| POR  | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   |

Bit  $7\sim0$  UVP DAC Data Register bit  $7\sim$  bit 0

8-bit DAC data bits.

UVP DAC Output = (DAC reference voltage)  $\times$  (DAC.7 $\sim$ 0)/256



### **OUVPC0** Register

| Bit  | 7     | 6       | 5       | 4      | 3 | 2      | 1      | 0      |
|------|-------|---------|---------|--------|---|--------|--------|--------|
| Name | OVPCX | OUVPPC1 | OUVPPC0 | OVPCHY | _ | OUVPRV | OVPDB1 | OVPDB0 |
| R/W  | R     | R/W     | R/W     | R/W    | _ | R/W    | R/W    | R/W    |
| POR  | ×     | 0       | 0       | 0      | _ | 0      | 0      | 0      |

Bit 7 **OVPCX**: Over Voltage Protection Comparator Digital Output

0: Positive input voltage < negative input voltage

1: Positive input voltage > negative input voltage

Bit 6~5 **OUVPPC1~OUVPPC0**: Over Voltage Protection and Under Voltage Protection Pin

Control

00: OUVP input is disabled

01: OUVP00 pin is used to as OUVP input 10: OUVP01 pin is used to as OUVP input 11: OUVP02 pin is used to as OUVP input

Bit 4 **OVPCHY**: Over Voltage Protection Comparator Hysteresis Enable control

0: Disable 1: Enable

Bit 3 Unimplemented, read as "0"

Bit 2 **OUVPRV**: Select OVP and UVP DAC reference voltage

0: AVDD pin 1: DAPWR pin

Bit 1~0 **OVPDB1~OVPDB0**: Over Voltage Protection Comparator Debounce Time Select

00: No debounce

01: debounce time =  $(7 \sim 8) \times 1/f_H$ 10: debounce time =  $(15 \sim 16) \times 1/f_H$ 11: debounce time =  $(31 \sim 32) \times 1/f_H$ 

# **OUVPC1** Register

| Bit  | 7     | 6     | 5     | 4      | 3 | 2 | 1      | 0      |
|------|-------|-------|-------|--------|---|---|--------|--------|
| Name | UVPCX | OVPEN | UVPEN | UVPCHY | _ | _ | UVPDB1 | UVPDB0 |
| R/W  | R     | R/W   | R/W   | R/W    | _ | _ | R/W    | R/W    |
| POR  | ×     | 0     | 0     | 0      | _ | _ | 0      | 0      |

Bit 7 UVPCX: Under Voltage Protection Comparator Digital Output

0: Positive input voltage < negative input voltage 1: Positive input voltage > negative input voltage

Bit 6 **OVPEN**: Over Voltage Protection function Enable control

0: Disable 1: Enable

If the OVPEN bit is cleared to 0, the over voltage protection function is disabled and no power will be consumed. This results in the comparator and D/A converter of OVP all being switched off.

Bit 5 UVPEN: Under Voltage Protection function Enable control

0: Disable 1: Enable

If the UVPEN bit is cleared to 0, the under voltage protection function is disabled and no power will be consumed. This results in the comparator and D/A converter of UVP all being switched off.

Bit 4 UVPCHY: Under Voltage Protection Comparator Hysteresis Enable control

0: Disable 1: Enable

Bit 3~2 Unimplemented, read as "0"



Bit 1~0 UVPDB1~UVPDB0: Under Voltage Protection Comparator Debounce Time Select

00: No debounce

01: debounce time =  $(7 \sim 8) \times 1/f_H$ 

10: debounce time =  $(15\sim16)\times1/f_H$ 

11: debounce time =  $(31\sim32)\times1/f_H$ 

### **OUVPC2** Register

| Bit  | 7       | 6       | 5       | 4       | 3       | 2       | 1       | 0       |
|------|---------|---------|---------|---------|---------|---------|---------|---------|
| Name | UVP1LEN | UVP1HEN | UVP0LEN | UVP0HEN | OVP1LEN | OVP1HEN | OVP0LEN | OVP0HEN |
| R/W  | R/W     | R/W     | R/W     | R/W     | R/W     | R/W     | R/W     | R/W     |
| POR  | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       |

Bit 7 UVP1LEN: OUT1L Under Voltage Protection Enable control

0: Disable

1: Enable

This bit is used to control whether the OUT1L signal is forced into an inactive state when an over voltage condition occurs.

Bit 6 UVP1HEN: OUT1H Under Voltage Protection Enable control

0: Disable

1: Enable

This bit is used to control whether the OUT1H signal is forced into an inactive state when an over voltage condition occurs.

Bit 5 UVP0LEN: OUT0L Under Voltage Protection Enable control

0: Disable

1: Enable

This bit is used to control whether the OUT0L signal is forced into an inactive state when an over voltage condition occurs.

Bit 4 **UVP0HEN**: OUT0H Under Voltage Protection Enable control

0: Disable

1: Enable

This bit is used to control whether the OUT0H signal is forced into an inactive state when an over voltage condition occurs.

Bit 3 **OVP1LEN**: OUT1L Over Voltage Protection Enable control

0: Disable

1: Enable

This bit is used to control whether the OUT1L signal is forced into an inactive state when an over voltage condition occurs.

Bit 2 **OVP1HEN**: OUT1H Over Voltage Protection Enable control

0: Disable

1: Enable

This bit is used to control whether the OUT1H signal is forced into an inactive state when an over voltage condition occurs.

Bit 1 **OVP0LEN**: OUT0L Over Voltage Protection Enable control

0: Disable

1: Enable

This bit is used to control whether the OUT0L signal is forced into an inactive state when an over voltage condition occurs.

Bit 0 **OVP0HEN**: OUT0H Over Voltage Protection Enable control

0: Disable

1: Enable

This bit is used to control whether the OUT0H signal is forced into an inactive state when an over voltage condition occurs.




# **USB Charge/Discharge Auto Detection**

The device includes three USB ports named D0+/D0-, D1+/D1- and D2+/D2- to implement the Charge/Discharge Auto Detection functions. Users can distinguish the device connected to the USB ports is a dedicated charger, portable device, general USB interface or charging device with USB interface by monitoring the voltage and current of the connected USB lines.

### USB0

The USB0 port is used to connect to a dedicated charger port to charge this device with a specific voltage and current. The D0+ line can output a voltage,  $V_{DP\_SRC}$ , with a value of 0.6V, which is enabled by setting the VDPON bit of ADUC0 register and switched on by setting the D0PS bit in the ADUC1 register. If the D0PS bit is set to 1 to select the  $V_{DP\_SRC}$  voltage to be output, the corresponding I/O pin function will automatically be disabled by hardware. When this port is connected to a dedicated charger, the 0.6V voltage can be output on the D0+ line and then measured on the D0- line by the A/D converter. The USB0 lines, D0+ and D0-, are pin-shared with normal I/O function and A/D function determined by the ACE8 and ACE9 bits respectively in the ACERH register. Both the D0+ and D0- lines are internally connected a pull low resistor to VSS which is controlled by the D0NPL and D0PPL bits in the ADUC2 register. It is important to note that the analog function has higher priority than digital functions when the analog and digital functions are implemented on the same pin.




Note: The D0- is only internally used and is not connected to the external pin for the HT45FH4N device.

**USB0** Connection Diagram




# USB1, USB2

The USB1 and USB2 ports are used to connect to portable devices to supply power with a specific voltage and current. The USB1 and USB2 lines, D1+ /D1- and D2+ /D2-, are pin-shared with normal I/O function, A/D function and D/A function determined by the ACE10~ACE13 bits, D1NS/D1PS and D2NS/D2PS bits respectively. There is an analog switch connected between the D1+ and D1- lines, which is controlled by the USW1 bit. Similarly, there is an analog switch connected between the D2+ and D2- lines, which is controlled by the USW2 bit. When the USW1 or USW2 bit is set to 1 to internally connect the D1+ /D1- or D2+ /D2- lines, the USB1, USB2 functions and the output function of the I/O pin shared with the D1- or D2- line will automatically be disabled if the D1+ /D1- or D2+ /D2- lines are both configured as I/O pin output function. The D1+ /D1- and D2+ /D2- lines are individually connected a pull low resistor to VSS respectively which are controlled by the D1NPL/D1PPL and D2NPL/D2PPL bits in the ADUC2 register. It is important to note that the analog function has higher priority than digital functions when the analog and digital functions are implemented on the same pin.



**USB1 Connection Diagram** 



**USB2** Connection Diagram



# **USB Charge/Discharge Auto Detection Registers**

Overall operation of the USB charge/discharge auto detection function is controlled using several registers.

| Register | Bit |       |       |       |        |        |        |        |
|----------|-----|-------|-------|-------|--------|--------|--------|--------|
| Name     | 7   | 6     | 5     | 4     | 3      | 2      | 1      | 0      |
| ADUDA0   | D7  | D6    | D5    | D4    | D3     | D2     | D1     | D0     |
| ADUDA1   | D7  | D6    | D5    | D4    | D3     | D2     | D1     | D0     |
| ADUC0    | _   | VDPON | USW2  | USW1  | DAC1RV | DAC0RV | DAC10N | DAC0ON |
| ADUC1    | _   | _     | D2NS  | D2PS  | D1NS   | D1PS   | _      | D0PS   |
| ADUC2    | _   | _     | D2NPL | D2PPL | D1NPL  | D1PPL  | D0NPL  | D0PPL  |

# **ADUDA0** Register

| Bit  | 7   | 6   | 5   | 4   | 3   | 2   | 1   | 0   |
|------|-----|-----|-----|-----|-----|-----|-----|-----|
| Name | D7  | D6  | D5  | D4  | D3  | D2  | D1  | D0  |
| R/W  | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| POR  | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   |

Bit  $7\sim0$  DAC0 Data Register bit  $7\sim$  bit 0

8-bit DAC0 data bits.

DAC0 Output = (VDD or DAPWR)  $\times$  (ADUDA0 [7 $\sim$ 0]) / 256

## **ADUDA1 Register**

| Bit  | 7   | 6   | 5   | 4   | 3   | 2   | 1   | 0   |
|------|-----|-----|-----|-----|-----|-----|-----|-----|
| Name | D7  | D6  | D5  | D4  | D3  | D2  | D1  | D0  |
| R/W  | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| POR  | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   |

Bit  $7\sim 0$  DAC1 Data Register bit  $7\sim$  bit 0

8-bit DAC1 data bits.

DAC1 Output = (VDD or DAPWR)  $\times$  (ADUDA1 [7 $\sim$ 0]) / 256



### **ADUC0 Register**

| Bit  | 7 | 6     | 5    | 4    | 3      | 2      | 1      | 0      |
|------|---|-------|------|------|--------|--------|--------|--------|
| Name | _ | VDPON | USW2 | USW1 | DAC1RV | DAC0RV | DAC10N | DAC0ON |
| R/W  | _ | R/W   | R/W  | R/W  | R/W    | R/W    | R/W    | R/W    |
| POR  | _ | 0     | 0    | 0    | 0      | 0      | 0      | 0      |

Bit 7 Unimplemented, read as "0"

Bit 6 **VDPON**: V<sub>DP SRC</sub> voltage enable control

0: Disable 1: Enable

Bit 5 USW2: USB2 D2+/D2- switch control

0: Switch off1: Switch on

If this bit is set to 1 to connect the D2+ and D2- lines together, the USB2 function will be disable automatically and the output function of the I/O pin shared with the D2- line will also be disabled if the D2+ and D2- lines are both configured as I/O pin output function.

Bit 4 USW1: USB1 D1+/D1- switch control

0: Switch off 1: Switch on

If this bit is set to 1 to connect the D1+ and D1- lines together, the USB1 function will be disable automatically and the output function of the I/O pin shared with the D1- line will also be disabled if the D1+ and D1- lines are both configured as I/O pin output function.

Bit 3 DAC1RV: DAC1 reference voltage Select

0: VDD pin 1: DAPWR pin

Bit 2 DAC0RV: DAC0 reference voltage Select

0: VDD pin 1: DAPWR pin

Bit 1 **DAC1ON**: DAC1 enable Control

0: Disable 1: Enable

Bit 0 **DAC0ON**: DAC0 enable Control

0: Disable 1: Enable



### **ADUC1 Register**

| Bit  | 7 | 6 | 5    | 4    | 3    | 2    | 1 | 0    |
|------|---|---|------|------|------|------|---|------|
| Name | _ | _ | D2NS | D2PS | D1NS | D1PS | _ | D0PS |
| R/W  | _ | _ | R/W  | R/W  | R/W  | R/W  | _ | R/W  |
| POR  | _ | _ | 0    | 0    | 0    | 0    | _ | 0    |

Bit 7~6 Unimplemented, read as "0"

Bit 5 **D2NS**: Define D2- is DAC1 output or not

0: Not DAC1 output 1: DAC1 output

Bit 4 **D2PS**: Define D2+ is DAC0 output or not

0: Not DAC0 output 1: DAC0 output

Bit 3 **D1NS**: Define D1- is DAC1 output or not

0: Not DAC1 output 1: DAC1 output

Bit 2 **D1PS**: Define D1+ is DAC0 output or not

0: Not DAC0 output 1: DAC0 output

Bit 1 Unimplemented, read as "0"

Bit 0 **D0PS**: Define D0+ is  $V_{DP\_SRC}$  output or not

0: Not  $V_{DP\_SRC}$  output 1:  $V_{DP\_SRC}$  output

### **ADUC2 Register**

| Bit  | 7 | 6 | 5     | 4     | 3     | 2     | 1     | 0     |
|------|---|---|-------|-------|-------|-------|-------|-------|
| Name | _ | _ | D2NPL | D2PPL | D1NPL | D1PPL | D0NPL | D0PPL |
| R/W  | _ | _ | R/W   | R/W   | R/W   | R/W   | R/W   | R/W   |
| POR  | _ | _ | 0     | 0     | 0     | 0     | 0     | 0     |

Bit 7~6 Unimplemented, read as "0"

Bit 5 **D2NPL**: D2- pin Pull-Low Control

0: Disable 1: Enable

Bit 4 **D2PPL**: D2+ pin Pull-Low Control

0: Disable 1: Enable

Bit 3 **D1NPL**: D1- pin Pull-Low Control

0: Disable 1: Enable

Bit 2 **D1PPL**: D1+ pin Pull-Low Control

0: Disable 1: Enable

Bit 1 **D0NPL**: D0- pin Pull-Low Control

0: Disable 1: Enable

Bit 0 **D0PPL**: D0+ pin Pull-Low Control

0: Disable 1: Enable



# Interrupts

Interrupts are an important part of any microcontroller system. When an external event or an internal function such as a Timer Module or an A/D converter requires microcontroller attention, their corresponding interrupt will enforce a temporary suspension of the main program allowing the microcontroller to direct attention to their respective needs. The device contains several external interrupt and internal interrupts functions. The external interrupt is generated by the action of the external INT0, INT1 and INT2 pins, while the internal interrupts are generated by various internal functions such as the TMs, under voltage protection function, over voltage protection function, over current protection functions, Time Base, LVD, EEPROM and the A/D converter.

### **Interrupt Registers**

Overall interrupt control, which basically means the setting of request flags when certain microcontroller conditions occur and the setting of interrupt enable bits by the application program, is controlled by a series of registers, located in the Special Purpose Data Memory, as shown in the accompanying table. The number of registers depends upon the device chosen but fall into three categories. The first is the INTC0~INTC3 registers which setup the primary interrupts, the second is the MFI0~MFI3 registers which setup the Multi-function interrupts. Finally there is an INTEG register to setup the external interrupt trigger edge type.

Each register contains a number of enable bits to enable or disable individual registers as well as interrupt flags to indicate the presence of an interrupt request. The naming convention of these follows a specific pattern. First is listed an abbreviated interrupt type, then the (optional) number of that interrupt followed by either an "E" for enable/disable bit or "F" for request flag.

| Function       | Enable Bit | Request Flag | Notes    |
|----------------|------------|--------------|----------|
| Global         | EMI        | _            | _        |
| INTn Pin       | INTnE      | INTnF        | n=0~2    |
| OVP            | OVPE       | OVPF         | _        |
| UVP            | UVPE       | UVPF         | _        |
| OCPn           | OCPnE      | OCPnF        | n=0 or 1 |
| A/D Converter  | ADE        | ADF          | _        |
| Multi-function | MFnE       | MFnF         | n=0~3    |
| Time Base      | TBnE       | TBnF         | n=0 or 1 |
| LVD            | LVE        | LVF          | _        |
| EEPROM         | DEE        | DEF          | _        |
| ТМ             | TnPE       | TnPF         | n=0. 2   |
| I IVI          | TnAE       | TnAF         | n=0~3    |

#### **Interrupt Register Bit Naming Conventions**

| Name  | Bit7  | Bit6  | Bit5   | Bit4   | Bit3   | Bit2   | Bit1   | Bit0   |
|-------|-------|-------|--------|--------|--------|--------|--------|--------|
| INTEG | _     | _     | INT2S1 | INT2S0 | INT1S1 | INT1S0 | INT0S1 | INT0S0 |
| INTC0 | _     | OCP0F | OVPF   | OCP1F  | OCP0E  | OVPE   | OCP1E  | EMI    |
| INTC1 | INT2F | INT1F | INT0F  | UVPF   | INT2E  | INT1E  | INT0E  | UVPE   |
| INTC2 | MF3F  | MF2F  | MF1F   | MF0F   | MF3E   | MF2E   | MF1E   | MF0E   |
| INTC3 | LVF   | TB1F  | TB0F   | ADF    | LVE    | TB1E   | TB0E   | ADE    |
| MFI0  | _     | DEF   | T0AF   | T0PF   | _      | DEE    | T0AE   | T0PE   |
| MFI1  | _     | _     | T1AF   | T1PF   | _      | _      | T1AE   | T1PE   |
| MFI2  | _     | _     | T2AF   | T2PF   | _      | _      | T2AE   | T2PE   |
| MFI3  | _     | _     | T3AF   | T3PF   | _      | _      | T3AE   | T3PE   |

Interrupt Register Contents



### **INTEG Register**

| Bit  | 7 | 6 | 5      | 4      | 3      | 2      | 1      | 0      |
|------|---|---|--------|--------|--------|--------|--------|--------|
| Name | _ | _ | INT2S1 | INT2S0 | INT1S1 | INT1S0 | INT0S1 | INT0S0 |
| R/W  | _ | _ | R/W    | R/W    | R/W    | R/W    | R/W    | R/W    |
| POR  | _ | _ | 0      | 0      | 0      | 0      | 0      | 0      |

Bit  $7 \sim 6$  Unimplemented, read as "0"

Bit  $5 \sim 4$  **INT2S1**, **INT2S0**: Defines INT2 interrupt active edge

00: Disabled Interrupt01: Rising Edge Interrupt10: Falling Edge Interrupt

11: Dual Edge Interrupt

Bit  $3 \sim 2$  **INT1S1**, **INT1S0**: Defines INT1 interrupt active edge

00: Disabled Interrupt 01: Rising Edge Interrupt 10: Falling Edge Interrupt 11: Dual Edge Interrupt

Bit  $1 \sim 0$  **INT0S1, INT0S0**: Defines INT0 interrupt active edge

00: Disabled Interrupt01: Rising Edge Interrupt10: Falling Edge Interrupt11: Dual Edge Interrupt

### **INTC0** Register

| Bit  | 7 | 6     | 5    | 4     | 3     | 2    | 1     | 0   |
|------|---|-------|------|-------|-------|------|-------|-----|
| Name | _ | OCP0F | OVPF | OCP1F | OCP0E | OVPE | OCP1E | EMI |
| R/W  | _ | R/W   | R/W  | R/W   | R/W   | R/W  | R/W   | R/W |
| POR  | _ | 0     | 0    | 0     | 0     | 0    | 0     | 0   |

Bit 7 Unimplemented, read as "0"

Bit 6 OCP0F: Over current protection 0 interrupt request flag

0: No request1: Interrupt request

Bit 5 **OVPF**: Over voltage protection interrupt request flag

0: No request1: Interrupt request

Bit 4 OCP1F: Over current protection 1 interrupt request flag

0: No request 1: Interrupt request

Bit 3 OCP0E: Over current protection 0 interrupt control

0: Disable 1: Enable

Bit 2 **OVPE**: Over voltage protection interrupt control

0: Disable 1: Enable

Bit 1 OCP1E: Over current protection 1 interrupt control

0: Disable 1: Enable

Bit 0 **EMI**: Global Interrupt Control

0: Disable 1: Enable



# **INTC1** Register

Bit 6

| Bit  | 7     | 6     | 5     | 4    | 3     | 2     | 1     | 0    |
|------|-------|-------|-------|------|-------|-------|-------|------|
| Name | INT2F | INT1F | INT0F | UVPF | INT2E | INT1E | INT0E | UVPE |
| R/W  | R/W   | R/W   | R/W   | R/W  | R/W   | R/W   | R/W   | R/W  |
| POR  | 0     | 0     | 0     | 0    | 0     | 0     | 0     | 0    |

Bit 7 INT2F: INT2 interrupt request flag

0: No request1: Interrupt request

INT1F: INT1 interrupt request flag

0: No request1: Interrupt request

Bit 5 INT0F: INT0 interrupt request flag

0: No request1: Interrupt request

Bit 4 UVPF: Under voltage protection interrupt request flag

0: No request1: Interrupt request

Bit 3 INT2E: INT2 interrupt control

0: Disable 1: Enable

Bit 2 **INT1E**: INT1 interrupt control

0: Disable 1: Enable

Bit 1 **INT0E**: INT0 interrupt control

0: Disable 1: Enable

Bit 0 UVPE: Under voltage protection interrupt control

0: Disable 1: Enable



## **INTC2** Register

| Bit  | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
|------|------|------|------|------|------|------|------|------|
| Name | MF3F | MF2F | MF1F | MF0F | MF3E | MF2E | MF1E | MF0E |
| R/W  |
| POR  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

Bit 7 MF3F: Multi-function interrupt 3 request flag

0: No request

1: Interrupt request

Bit 6 MF2F: Multi-function interrupt 2 request flag

0: No request1: Interrupt request

Bit 5 MF1F: Multi-function interrupt 1 request flag

0: No request1: Interrupt request

Bit 4 MF0F: Multi-function interrupt 0 request flag

0: No request1: Interrupt request

Bit 3 MF3E: Multi-function interrupt 3 control

0: Disable 1: Enable

Bit 2 MF2E: Multi-function interrupt 2 control

0: Disable 1: Enable

Bit 1 MF1E: Multi-function interrupt 1 control

0: Disable 1: Enable

Bit 0 **MF0E**: Multi-function interrupt 0 control

0: Disable 1: Enable



# **INTC3 Register**

| Bit  | 7   | 6    | 5    | 4   | 3   | 2    | 1    | 0   |
|------|-----|------|------|-----|-----|------|------|-----|
| Name | LVF | TB1F | TB0F | ADF | LVE | TB1E | TB0E | ADE |
| R/W  | R/W | R/W  | R/W  | R/W | R/W | R/W  | R/W  | R/W |
| POR  | 0   | 0    | 0    | 0   | 0   | 0    | 0    | 0   |

Bit 7 LVF: LVD interrupt request flag

0: No request1: Interrupt request

Bit 6 TB1F: Time Base 1 interrupt request flag

0: No request1: Interrupt request

Bit 5 **TB0F**: Time Base 0 interrupt request flag

0: No request1: Interrupt request

Bit 4 ADF: A/D converter interrupt request flag

0: No request1: Interrupt request

Bit 3 LVE: LVD interrupt control

0: Disable 1: Enable

Bit 2 TB1E: Time Base 1 interrupt control

0: Disable 1: Enable

Bit 1 **TB0E**: Time Base 0 interrupt control

0: Disable 1: Enable

Bit 0 ADE: A/D converter interrupt control

0: Disable 1: Enable



### MFI0 Register

| Bit  | 7 | 6   | 5    | 4    | 3 | 2   | 1    | 0    |
|------|---|-----|------|------|---|-----|------|------|
| Name | _ | DEF | T0AF | T0PF | _ | DEE | T0AE | T0PE |
| R/W  | _ | R/W | R/W  | R/W  | _ | R/W | R/W  | R/W  |
| POR  | _ | 0   | 0    | 0    | _ | 0   | 0    | 0    |

Bit 7 Unimplemented, read as "0"

Bit 6 **DEF**: Data EEPROM interrupt request flag

0: No request1: Interrupt request

Bit 5 **T0AF**: TM0 comparator A match interrupt request flag

0: No request1: Interrupt request

Bit 4 T0PF: TM0 comparator P match interrupt request flag

0: No request1: Interrupt request

Bit 3 Unimplemented, read as "0"

Bit 2 **DEE**: Data EEPROM interrupt control

0: Disable 1: Enable

Bit 1 **T0AE**: TM0 comparator A match interrupt control

0: Disable 1: Enable

Bit 0 **T0PE**: TM0 comparator P match interrupt control

0: Disable 1: Enable

## **MFI1 Register**

| Bit  | 7 | 6 | 5    | 4    | 3 | 2 | 1    | 0    |
|------|---|---|------|------|---|---|------|------|
| Name | _ | _ | T1AF | T1PF | _ | _ | T1AE | T1PE |
| R/W  | _ | _ | R/W  | R/W  | _ | _ | R/W  | R/W  |
| POR  | _ | _ | 0    | 0    | _ | _ | 0    | 0    |

Bit  $7 \sim 6$  Unimplemented, read as "0"

Bit 5 T1AF: TM1 comparator A match interrupt request flag

0: No request1: Interrupt request

Bit 4 T1PF: TM1 comparator P match interrupt request flag

0: No request1: Interrupt request

Bit  $3 \sim 2$  Unimplemented, read as "0"

Bit 1 T1AE: TM1 comparator A match interrupt control

0: Disable 1: Enable

Bit 0 T1PE: TM1 comparator P match interrupt control

0: Disable 1: Enable



### **MFI2 Register**

Bit 5

| Bit  | 7 | 6 | 5    | 4    | 3 | 2 | 1    | 0    |
|------|---|---|------|------|---|---|------|------|
| Name | _ | _ | T2AF | T2PF | _ | _ | T2AE | T2PE |
| R/W  | _ | _ | R/W  | R/W  | _ | _ | R/W  | R/W  |
| POR  | _ | _ | 0    | 0    | _ | _ | 0    | 0    |

Bit  $7 \sim 6$  Unimplemented, read as "0"

T2AF: TM2 comparator A match interrupt request flag

0: No request1: Interrupt request

Bit 4 **T2PF**: TM2 comparator P match interrupt request flag

0: No request1: Interrupt request

Bit  $3 \sim 2$  Unimplemented, read as "0"

Bit 1 T2AE: TM2 comparator A match interrupt control

0: Disable 1: Enable

Bit 0 **T2PE**: TM2 comparator P match interrupt control

0: Disable 1: Enable

## **MFI3 Register**

| Bit  | 7 | 6 | 5    | 4    | 3 | 2 | 1    | 0    |
|------|---|---|------|------|---|---|------|------|
| Name | _ | _ | T3AF | T3PF | _ | _ | T3AE | T3PE |
| R/W  | _ | _ | R/W  | R/W  | _ | _ | R/W  | R/W  |
| POR  | _ | _ | 0    | 0    | _ | _ | 0    | 0    |

Bit  $7 \sim 6$  Unimplemented, read as "0"

Bit 5 T3AF: TM3 comparator A match interrupt request flag

0: No request 1: Interrupt request

Bit 4 T3PF: TM3 comparator P match interrupt request flag

0: No request1: Interrupt request

Bit  $3 \sim 2$  Unimplemented, read as "0"

Bit 1 T3AE: TM3 comparator A match interrupt control

0: Disable1: Enable

Bit 0 T3PE: TM3 comparator P match interrupt control

0: Disable 1: Enable



### **Interrupt Operation**


When the conditions for an interrupt event occur, such as a TM Comparator P or Comparator A match or A/D conversion completion etc, the relevant interrupt request flag will be set. Whether the request flag actually generates a program jump to the relevant interrupt vector is determined by the condition of the interrupt enable bit. If the enable bit is set high then the program will jump to its relevant vector; if the enable bit is zero then although the interrupt request flag is set an actual interrupt will not be generated and the program will not jump to the relevant interrupt vector. The global interrupt enable bit, if cleared to zero, will disable all interrupts.

When an interrupt is generated, the Program Counter, which stores the address of the next instruction to be executed, will be transferred onto the stack. The Program Counter will then be loaded with a new address which will be the value of the corresponding interrupt vector. The microcontroller will then fetch its next instruction from this interrupt vector. The instruction at this vector will usually be a "JMP" which will jump to another section of program which is known as the interrupt service routine. Here is located the code to control the appropriate interrupt. The interrupt service routine must be terminated with a "RETI", which retrieves the original Program Counter address from the stack and allows the microcontroller to continue with normal execution at the point where the interrupt occurred.

The various interrupt enable bits, together with their associated request flags, are shown in the accompanying diagrams—with their order of priority. Some interrupt sources have their own individual vector while others share the same multi-function interrupt vector. Once an interrupt subroutine is serviced, all the other interrupts will be blocked, as the global interrupt enable bit, EMI bit will be cleared automatically. This will prevent any further interrupt nesting from occurring. However, if other interrupt requests occur during this interval, although the interrupt will not be immediately serviced, the request flag will still be recorded.

If an interrupt requires immediate servicing while the program is already in another interrupt service routine, the EMI bit should be set after entering the routine, to allow interrupt nesting. If the stack is full, the interrupt request will not be acknowledged, even if the related interrupt is enabled, until the Stack Pointer is decremented. If immediate service is desired, the stack must be prevented from becoming full. In case of simultaneous requests, the accompanying diagram shows the priority that is applied. All of the interrupt request flags when set will wake-up the device if it is in SLEEP or IDLE Mode, however to prevent a wake-up from occurring the corresponding flag should be set before the device is in SLEEP or IDLE Mode.







# **External Interrupt**

The external interrupts are controlled by signal transitions on the pins INT0~INT2. An external interrupt request will take place when the external interrupt request flags, INT0F~INT2F, are set, which will occur when a transition, whose type is chosen by the edge select bits, appears on the external interrupt pins. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and respective external interrupt enable bit, INT0E~INT2E, must first be set. Additionally the correct interrupt edge type must be selected using the INTEG register to enable the external interrupt function and to choose the trigger edge type. As the external interrupt pins are pin-shared with I/O pins, they can only be configured as external interrupt pins if their external interrupt enable bit in the corresponding interrupt register has been set.

The pin must also be setup as an input by setting the corresponding bit in the port control register. When the interrupt is enabled, the stack is not full and the correct transition type appears on the external interrupt pin, a subroutine call to the external interrupt vector, will take place. When the interrupt is serviced, the external interrupt request flags, INT0F~INT2F, will be automatically reset and the EMI bit will be automatically cleared to disable other interrupts. Note that any pull-high resistor selections on the external interrupt pins will remain valid even if the pin is used as an external interrupt input.

The INTEG register is used to select the type of active edge that will trigger the external interrupt. A choice of either rising or falling or both edge types can be chosen to trigger an external interrupt. Note that the INTEG register can also be used to disable the external interrupt function.

# **UVP Interrupt**

An UVP interrupt request will take place when the Under Voltage Protection Interrupt request flag, UVPF, is set, which occurs when the Under Voltage Protection function detects an under voltage condition. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and Under Voltage Protection Interrupt enable bit, must first be set. When the interrupt is enabled, the stack is not full and a low voltage condition occurs, a subroutine call to the UVP Interrupt vector, will take place. When the Under Voltage Protection Interrupt is serviced, the EMI bit will be automatically cleared to disable other interrupts and the interrupt request flag will be also automatically cleared.

#### **OVP Interrupt**

An OVP interrupt request will take place when the Over Voltage Protection Interrupt request flag, OVPF, is set, which occurs when the Over Voltage Protection function detects an over voltage condition. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and Over Voltage Protection Interrupt enable bit, must first be set. When the interrupt is enabled, the stack is not full and a low voltage condition occurs, a subroutine call to the OVP Interrupt vector, will take place. When the Over Voltage Protection Interrupt is serviced, the EMI bit will be automatically cleared to disable other interrupts and the interrupt request flag will be also automatically cleared.



# **OCP Interrupt**

An OCP0, OCP1 interrupt request will take place when the Over Current Protection 0, 1 Interrupt request flag, OCP0F, OCP1F, is set, which occurs when the Over Current Protection 0, 1 function detects an over current condition. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and Over Current Protection 0, 1 Interrupt enable bit, must first be set. When the interrupt is enabled, the stack is not full and a low voltage condition occurs, a subroutine call to the OCP0, OCP1 Interrupt vector, will take place. When the Over Current Protection Interrupt is serviced, the EMI bit will be automatically cleared to disable other interrupts and the interrupt request flag will be also automatically cleared.

# **Multi-function Interrupt**

Within the device there are four Multi-function interrupts. Unlike the other independent interrupts, these interrupts have no independent source, but rather are formed from other existing interrupt sources, namely the TM Interrupts and EEPROM Interrupt. A Multi-function interrupt request will take place when any of the Multi-function interrupt request flags, MFnF are set. The Multi-function interrupt flags will be set when any of their included functions generate an interrupt request flag. To allow the program to branch to its respective interrupt vector address, when the Multi-function interrupt is enabled and the stack is not full, and either one of the interrupts contained within each of Multi-function interrupt occurs, a subroutine call to one of the Multi-function interrupt vectors will take place. When the interrupt is serviced, the related Multi-Function request flag, will be automatically reset and the EMI bit will be automatically cleared to disable other interrupts.

However, it must be noted that, although the Multi-function Interrupt flags will be automatically reset when the interrupt is serviced, the request flags from the original source of the Multi-function interrupts, namely the TM Interrupts and EEPROM Interrupt will not be automatically reset and must be manually reset by the application program.

## A/D Converter Interrupt

The A/D Converter Interrupt is controlled by the termination of an A/D conversion process. An A/D Converter Interrupt request will take place when the A/D Converter Interrupt request flag, ADF, is set, which occurs when the A/D conversion process finishes. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and A/D Interrupt enable bit, ADE, must first be set. When the interrupt is enabled, the stack is not full and the A/D conversion process has ended, a subroutine call to the A/D Converter Interrupt vector, will take place. When the interrupt is serviced, the A/D Converter Interrupt flag, ADF, will be automatically cleared. The EMI bit will also be automatically cleared to disable other interrupts.



# **Time Base Interrupts**

The function of the Time Base Interrupts is to provide regular time signal in the form of an internal interrupt. They are controlled by the overflow signals from their respective timer functions. When these happens their respective interrupt request flags, TB0F or TB1F will be set. To allow the program to branch to their respective interrupt vector addresses, the global interrupt enable bit, EMI and Time Base enable bits, TB0E or TB1E, must first be set. When the interrupt is enabled, the stack is not full and the Time Base overflows, a subroutine call to their respective vector locations will take place. When the interrupt is serviced, the respective interrupt request flag, TB0F or TB1F, will be automatically reset and the EMI bit will be cleared to disable other interrupts.

The purpose of the Time Base Interrupt is to provide an interrupt signal at fixed time periods. Their clock sources originate from the internal clock source  $f_{TB}$ . This  $f_{TB}$  input clock passes through a divider, the division ratio of which is selected by programming the appropriate bits in the TBC register to obtain longer interrupt periods whose value ranges. The clock source that generates  $f_{TB}$ , which in turn controls the Time Base interrupt period, can originate from several different sources, as shown in the System Operating Mode section.

## **TBC Register**

| Bit  | 7    | 6    | 5    | 4    | 3 | 2    | 1    | 0    |
|------|------|------|------|------|---|------|------|------|
| Name | TBON | TBCK | TB11 | TB10 | _ | TB02 | TB01 | TB00 |
| R/W  | R/W  | R/W  | R/W  | R/W  | _ | R/W  | R/W  | R/W  |
| POR  | 0    | 0    | 1    | 1    | _ | 1    | 1    | 1    |

Bit 7 **TBON**: TB0 and TB1 Control bit

0: Disable 1: Enable

Bit 6 **TBCK**: Select  $f_{TB}$  Clock

0: f<sub>TBC</sub> 1: f<sub>SYS</sub>/4


Bit  $5 \sim 4$  **TB11** ~ **TB10**: Select Time Base 1 Time-out Period

00: 4096/f<sub>TB</sub> 01: 8192/f<sub>TB</sub> 10: 16384/f<sub>TB</sub> 11: 32768/f<sub>TB</sub>

Bit 3 Unimplemented, read as "0"

Bit  $2 \sim 0$  **TB02** ~ **TB00**: Select Time Base 0 Time-out Period

 $\begin{array}{c} 000:\ 256/f_{TB} \\ 001:\ 512/f_{TB} \\ 010:\ 1024/f_{TB} \\ 011:\ 2048/f_{TB} \\ 100:\ 4096/f_{TB} \\ 101:\ 8192/f_{TB} \\ 110:\ 16384/f_{TB} \\ 111:\ 32768/f_{TB} \end{array}$ 



**Time Base Interrupt** 



# **EEPROM Interrupt**

The EEPROM interrupt is contained within the Multi-function Interrupt. An EEPROM Interrupt request will take place when the EEPROM Interrupt request flag, DEF, is set, which occurs when an EEPROM Write cycle ends. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and EEPROM Interrupt enable bit, DEE, and associated Multi-function interrupt enable bit, MF0E, must first be set. When the interrupt is enabled, the stack is not full and an EEPROM Write cycle ends, a subroutine call to the respective EEPROM Interrupt vector, will take place. When the EEPROM Interrupt is serviced, the EMI bit will be automatically cleared to disable other interrupts, however only the Multi-function interrupt request flag will be also automatically cleared. As the DEF flag will not be automatically cleared, it has to be cleared by the application program.

## LVD Interrupt

An LVD Interrupt request will take place when the LVD Interrupt request flag, LVF, is set, which occurs when the Low Voltage Detector function detects a low power supply voltage. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and Low Voltage Interrupt enable bit, LVE, must first be set. When the interrupt is enabled, the stack is not full and a low voltage condition occurs, a subroutine call to the LVD Interrupt vector, will take place. When the Low Voltage Interrupt is serviced, the EMI bit will be automatically cleared to disable other interrupts, and the LVD interrupt request flag, LVF, will be also automatically cleared.

# **TM Interrupts**

The Standard Type TM and the Periodic Type TMs each has two interrupts. All of the TM interrupts are contained within the Multi-function Interrupts. For the Standard Type TM and the Periodic Type TMs there are two interrupt request flags TnPF and TnAF and two enable bits TnPE and TnAE. A TM interrupt request will take place when any of the TM request flags are set, a situation which occurs when a TM comparator P or comparator A match situation happens.

To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and the respective TM Interrupt enable bit, and associated Multi-function interrupt enable bit, MFnF, must first be set. When the interrupt is enabled, the stack is not full and a TM comparator match situation occurs, a subroutine call to the relevant TM Interrupt vector locations, will take place. When the TM interrupt is serviced, the EMI bit will be automatically cleared to disable other interrupts, however only the related MFnF flag will be automatically cleared. As the TM interrupt request flags will not be automatically cleared, they have to be cleared by the application program.

#### Interrupt Wake-up Function

Each of the interrupt functions has the capability of waking up the microcontroller when in the SLEEP or IDLE Mode. A wake-up is generated when an interrupt request flag changes from low to high and is independent of whether the interrupt is enabled or not. Therefore, even though the device is in the SLEEP or IDLE Mode and its system oscillator stopped, situations such as external edge transitions on the external interrupt pins or a low power supply voltage may cause their respective interrupt flag to be set high and consequently generate an interrupt. Care must therefore be taken if spurious wake-up situations are to be avoided. If an interrupt wake-up function is to be disabled then the corresponding interrupt request flag should be set high before the device enters the SLEEP or IDLE Mode. The interrupt enable bits have no effect on the interrupt wake-up function.



# **Programming Considerations**

By disabling the relevant interrupt enable bits, a requested interrupt can be prevented from being serviced, however, once an interrupt request flag is set, it will remain in this condition in the interrupt register until the corresponding interrupt is serviced or until the request flag is cleared by the application program.

Where a certain interrupt is contained within a Multi-function interrupt, then when the interrupt service routine is executed, as only the Multi-function interrupt request flags, MF0F~MF3F, will be automatically cleared, the individual request flag for the function needs to be cleared by the application program.

It is recommended that programs do not use the "CALL" instruction within the interrupt service subroutine. Interrupts often occur in an unpredictable manner or need to be serviced immediately. If only one stack is left and the interrupt is not well controlled, the original control sequence will be damaged once a CALL subroutine is executed in the interrupt subroutine.

Every interrupt has the capability of waking up the microcontroller when it is in SLEEP or IDLE Mode, the wake up being generated when the interrupt request flag changes from low to high. If it is required to prevent a certain interrupt from waking up the microcontroller then its respective request flag should be first set high before enter SLEEP or IDLE Mode.

As only the Program Counter is pushed onto the stack, then when the interrupt is serviced, if the contents of the accumulator, status register or other registers are altered by the interrupt service program, their contents should be saved to the memory at the beginning of the interrupt service routine.

To return from an interrupt subroutine, either a RET or RETI instruction may be executed. The RETI instruction in addition to executing a return to the main program also automatically sets the EMI bit high to allow further interrupts. The RET instruction however only executes a return to the main program leaving the EMI bit in its present zero state and therefore disabling the execution of further interrupts.



# **Low Voltage Detector – LVD**

The device has a Low Voltage Detector function, also known as LVD. This enables the device to monitor the power supply voltage,  $V_{DD}$ , and provides a warning signal should it fall below a certain level. This function may be especially useful in battery applications where the supply voltage will gradually reduce as the battery ages, as it allows an early warning battery low signal to be generated. The Low Voltage Detector also has the capability of generating an interrupt signal.

## **LVD Register**

The Low Voltage Detector function is controlled using a single register with the name LVDC. Three bits in this register, VLVD2 $\sim$ VLVD0, are used to select one of five fixed voltages below which a low voltage condition will be determined. A low voltage condition is indicated when the LVDO bit is set. If the LVDO bit is low, this indicates that the  $V_{DD}$  voltage is above the preset low voltage value. The LVDEN bit is used to control the overall on/off function of the low voltage detector. Setting the bit high will enable the low voltage detector. Clearing the bit to zero will switch off the internal low voltage detector circuits. As the low voltage detector will consume a certain amount of power, it may be desirable to switch off the circuit when not in use, an important consideration in power sensitive battery powered applications.

#### **LVDC** Register

| Bit  | 7 | 6 | 5    | 4     | 3 | 2     | 1     | 0     |
|------|---|---|------|-------|---|-------|-------|-------|
| Name | _ | _ | LVDO | LVDEN | _ | VLVD2 | VLVD1 | VLVD0 |
| R/W  | _ | _ | R    | R/W   | _ | R/W   | R/W   | R/W   |
| POR  | _ | _ | 0    | 0     | _ | 0     | 0     | 0     |

Bit  $7 \sim 6$  Unimplemented, read as "0"

Bit 5 LVDO: LVD Output Flag

0: No Low Voltage Detect

1: Low Voltage Detect

Bit 4 LVDEN: Low Voltage Detector Control

0: Disable 1: Enable

Bit 3 Unimplemented, read as "0"

Bit 2~0 VLVD2 ~ VLVD0: Select LVD Voltage


000: Undefined 001: Undefined 010: Undefined 011: 2.7V 100: 3.0V

101: 3.3V 110: 3.6V 111: 4.0V



# **LVD Operation**

The Low Voltage Detector function operates by comparing the power supply voltage,  $V_{DD}$ , with a pre-specified voltage level stored in the LVDC register. This has a range of between 2.7V and 4.0V. When the power supply voltage,  $V_{DD}$ , falls below this pre-determined value, the LVDO bit will be set high indicating a low power supply voltage condition. The Low Voltage Detector function is supplied by a reference voltage which will be automatically enabled. When the device is powered down the low voltage detector will remain active if the LVDEN bit is high. After enabling the Low Voltage Detector, a time delay  $t_{\rm LVDS}$  should be allowed for the circuitry to stabilise before reading the LVDO bit. Note also that as the  $V_{\rm DD}$  voltage may rise and fall rather slowly, at the voltage nears that of  $V_{\rm LVD}$ , there may be multiple bit LVDO transitions.



The Low Voltage Detector also has its own interrupt, providing an alternative means of low voltage detection, in addition to polling the LVDO bit. The interrupt will only be generated after a delay of  $t_{\text{LVD}}$  after the LVDO bit has been set high by a low voltage condition. When the device is powered down the Low Voltage Detector will remain active if the LVDEN bit is high. In this case, the LVF interrupt request flag will be set, causing an interrupt to be generated if  $V_{\text{DD}}$  falls below the preset LVD voltage. This will cause the device to wake-up from the SLEEP or IDLE Mode, however if the Low Voltage Detector wake up function is not required then the LVF flag should be first set high before the device enters the SLEEP or IDLE Mode.




# **SCOM Function for LCD**

The device has the capability of driving external LCD panels. The common pins for LCD driving, SCOM0~SCOM3, are pin shared with certain pin on the PB0, PA4, PA3 and PA5 port. The LCD signals (COM and SEG) are generated using the application program.

# **LCD Operation**

An external LCD panel can be driven using this device by configuring the PB0, PA4, PA3 and PA5 pins as common pins and using other output ports lines as segment pins. The LCD driver function is controlled using the SCOMC register which in addition to controlling the overall on/off function also controls the bias voltage setup function. This enables the LCD COM driver to generate the necessary  $V_{\rm DD}/2$  voltage levels for LCD 1/2 bias operation.

The SCOMEN bit in the SCOMC register is the overall master control for the LCD driver, however this bit is used in conjunction with the COMnEN bits to select which Port C pins are used for LCD driving. Note that the Port Control register does not need to first setup the pins as outputs to enable the LCD driver operation.



**LCD COM Bias Control** 

| SCOMEN | COMnEN | Pin Function | O/P Level          |
|--------|--------|--------------|--------------------|
| 0      | X      | I/O          | 0 or 1             |
| 1      | 0      | I/O          | 0 or 1             |
| 1      | 1      | SCOMn        | V <sub>DD</sub> /2 |

**Output Control** 



#### **LCD Bias Control**

The LCD COM driver enables a range of selections to be provided to suit the requirement of the LCD panel which is being used. The bias resistor choice is implemented using the ISEL1 and ISEL0 bits in the SCOMC register.

#### **SCOMC Register**

| Bit  | 7 | 6     | 5     | 4      | 3      | 2      | 1      | 0      |
|------|---|-------|-------|--------|--------|--------|--------|--------|
| Name | _ | ISEL1 | ISEL0 | SCOMEN | COM3EN | COM2EN | COM1EN | COM0EN |
| R/W  | _ | R/W   | R/W   | R/W    | R/W    | R/W    | R/W    | R/W    |
| POR  | _ | 0     | 0     | 0      | 0      | 0      | 0      | 0      |

Bit 7 Reserved Bit

0: Correct level - bit must be reset to zero for correct operation

1: Unpredictable operation - bit must not be set high

Bit  $6\sim5$  ISEL1~ ISEL0: Select SCOM typical bias current ( $V_{DD}=5V$ )

00: 25μA 01: 50μA 10: 100μA 11: 200μA

Bit4 SCOMEN: SCOM module Control

0: Disable 1: Enable

Bit3 COM3EN: PA5 or SCOM3 selection

0: GPIO 1: SCOM3

Bit 2 COM2EN: PA3 or SCOM2 selection

0: GPIO 1: SCOM2

Bit 1 **COM1EN**: PA4 or SCOM1 selection


0: GPIO 1: SCOM1

Bit 0 COM0EN: PB0 or SCOM0 selection

0: GPIO 1: SCOM0



# **Application Circuit**





### Instruction Set

#### Introduction

Central to the successful operation of any microcontroller is its instruction set, which is a set of program instruction codes that directs the microcontroller to perform certain operations. In the case of Holtek microcontroller, a comprehensive and flexible set of over 60 instructions is provided to enable programmers to implement their application with the minimum of programming overheads.

For easier understanding of the various instruction codes, they have been subdivided into several functional groupings.

# **Instruction Timing**

Most instructions are implemented within one instruction cycle. The exceptions to this are branch, call, or table read instructions where two instruction cycles are required. One instruction cycle is equal to 4 system clock cycles, therefore in the case of an 8MHz system oscillator, most instructions would be implemented within 0.5µs and branch or call instructions would be implemented within 1µs. Although instructions which require one more cycle to implement are generally limited to the JMP, CALL, RET, RETI and table read instructions, it is important to realize that any other instructions which involve manipulation of the Program Counter Low register or PCL will also take one more cycle to implement. As instructions which change the contents of the PCL will imply a direct jump to that new address, one more cycle will be required. Examples of such instructions would be "CLR PCL" or "MOV PCL, A". For the case of skip instructions, it must be noted that if the result of the comparison involves a skip operation then this will also take one more cycle, if no skip is involved then only one cycle is required.

## **Moving and Transferring Data**

The transfer of data within the microcontroller program is one of the most frequently used operations. Making use of three kinds of MOV instructions, data can be transferred from registers to the Accumulator and vice-versa as well as being able to move specific immediate data directly into the Accumulator. One of the most important data transfer applications is to receive data from the input ports and transfer data to the output ports.

# **Arithmetic Operations**

The ability to perform certain arithmetic operations and data manipulation is a necessary feature of most microcontroller applications. Within the Holtek microcontroller instruction set are a range of add and subtract instruction mnemonics to enable the necessary arithmetic to be carried out. Care must be taken to ensure correct handling of carry and borrow data when results exceed 255 for addition and less than 0 for subtraction. The increment and decrement instructions INC, INCA, DEC and DECA provide a simple means of increasing or decreasing by a value of one of the values in the destination specified.



# **Logical and Rotate Operation**

The standard logical operations such as AND, OR, XOR and CPL all have their own instruction within the Holtek microcontroller instruction set. As with the case of most instructions involving data manipulation, data must pass through the Accumulator which may involve additional programming steps. In all logical data operations, the zero flag may be set if the result of the operation is zero. Another form of logical data manipulation comes from the rotate instructions such as RR, RL, RRC and RLC which provide a simple means of rotating one bit right or left. Different rotate instructions exist depending on program requirements. Rotate instructions are useful for serial port programming applications where data can be rotated from an internal register into the Carry bit from where it can be examined and the necessary serial bit set high or low. Another application which rotate data operations are used is to implement multiplication and division calculations.

#### **Branches and Control Transfer**

Program branching takes the form of either jumps to specified locations using the JMP instruction or to a subroutine using the CALL instruction. They differ in the sense that in the case of a subroutine call, the program must return to the instruction immediately when the subroutine has been carried out. This is done by placing a return instruction "RET" in the subroutine which will cause the program to jump back to the address right after the CALL instruction. In the case of a JMP instruction, the program simply jumps to the desired location. There is no requirement to jump back to the original jumping off point as in the case of the CALL instruction. One special and extremely useful set of branch instructions are the conditional branches. Here a decision is first made regarding the condition of a certain data memory or individual bits. Depending upon the conditions, the program will continue with the next instruction or skip over it and jump to the following instruction. These instructions are the key to decision making and branching within the program perhaps determined by the condition of certain input switches or by the condition of internal data bits.

### **Bit Operations**

The ability to provide single bit operations on Data Memory is an extremely flexible feature of all Holtek microcontrollers. This feature is especially useful for output port bit programming where individual bits or port pins can be directly set high or low using either the "SET [m].i" or "CLR [m].i" instructions respectively. The feature removes the need for programmers to first read the 8-bit output port, manipulate the input data to ensure that other bits are not changed and then output the port with the correct new data. This read-modify-write process is taken care of automatically when these bit operation instructions are used.

#### **Table Read Operations**

Data storage is normally implemented by using registers. However, when working with large amounts of fixed data, the volume involved often makes it inconvenient to store the fixed data in the Data Memory. To overcome this problem, Holtek microcontrollers allow an area of Program Memory to be set as a table where data can be directly stored. A set of easy to use instructions provides the means by which this fixed data can be referenced and retrieved from the Program Memory.

#### Other Operations

In addition to the above functional instructions, a range of other instructions also exist such as the "HALT" instruction for Power-down operations and instructions to control the operation of the Watchdog Timer for reliable program operations under extreme electric or electromagnetic environments. For their relevant operations, refer to the functional related sections.



# **Instruction Set Summary**

The following table depicts a summary of the instruction set categorised according to function and can be consulted as a basic instruction reference using the following listed conventions.

#### **Table Conventions**

x: Bits immediate data

m: Data Memory address

A: Accumulator

i: 0~7 number of bits

addr: Program memory address

| Mnemonic        | Description   | Cycles            | Flag Affected |
|-----------------|---|-------------------|---------------|
| Arithmetic      |   |                   |               |
| ADD A,[m]       | Add Data Memory to ACC  | 1                 | Z, C, AC, OV  |
| ADDM A,[m]      | Add ACC to Data Memory  | 1 <sup>Note</sup> | Z, C, AC, OV  |
| ADD A,x         | Add immediate data to ACC                                       | 1                 | Z, C, AC, OV  |
| ADC A,[m]       | Add Data Memory to ACC with Carry                               | 1                 | Z, C, AC, OV  |
| ADCM A,[m]      | Add ACC to Data memory with Carry                               | 1 <sup>Note</sup> | Z, C, AC, OV  |
| SUB A,x         | Subtract immediate data from the ACC                            | 1                 | Z, C, AC, OV  |
| SUB A,[m]       | Subtract Data Memory from ACC                                   | 1                 | Z, C, AC, OV  |
| SUBM A,[m]      | Subtract Data Memory from ACC with result in Data Memory        | 1 <sup>Note</sup> | Z, C, AC, OV  |
| SBC A,[m]       | Subtract Data Memory from ACC with Carry                        | 1                 | Z, C, AC, OV  |
| SBCM A,[m]      | Subtract Data Memory from ACC with Carry, result in Data Memory | 1 <sup>Note</sup> | Z, C, AC, OV  |
| DAA [m]         | Decimal adjust ACC for Addition with result in Data Memory      | 1 <sup>Note</sup> | С             |
| Logic Operation |   |                   |               |
| AND A,[m]       | Logical AND Data Memory to ACC                                  | 1                 | Z             |
| OR A,[m]        | Logical OR Data Memory to ACC                                   | 1                 | Z             |
| XOR A,[m]       | Logical XOR Data Memory to ACC                                  | 1                 | Z             |
| ANDM A,[m]      | Logical AND ACC to Data Memory                                  | 1 <sup>Note</sup> | Z             |
| ORM A,[m]       | Logical OR ACC to Data Memory                                   | 1 <sup>Note</sup> | Z             |
| XORM A,[m]      | Logical XOR ACC to Data Memory                                  | 1 <sup>Note</sup> | Z             |
| AND A,x         | Logical AND immediate Data to ACC                               | 1                 | Z             |
| OR A,x          | Logical OR immediate Data to ACC                                | 1                 | Z             |
| XOR A,x         | Logical XOR immediate Data to ACC                               | 1                 | Z             |
| CPL [m]         | Complement Data Memory  | 1 <sup>Note</sup> | Z             |
| CPLA [m]        | Complement Data Memory with result in ACC                       | 1                 | Z             |
| Increment & De  | crement   |                   |               |
| INCA [m]        | Increment Data Memory with result in ACC                        | 1                 | Z             |
| INC [m]         | Increment Data Memory   | 1 <sup>Note</sup> | Z             |
| DECA [m]        | Decrement Data Memory with result in ACC                        | 1                 | Z             |
| DEC [m]         | Decrement Data Memory   | 1 <sup>Note</sup> | Z             |
| Rotate          |   |                   |               |
| RRA [m]         | Rotate Data Memory right with result in ACC                     | 1                 | None          |
| RR [m]          | Rotate Data Memory right  | 1 <sup>Note</sup> | None          |
| RRCA [m]        | Rotate Data Memory right through Carry with result in ACC       | 1                 | С             |
| RRC [m]         | Rotate Data Memory right through Carry                          | 1 <sup>Note</sup> | С             |
| RLA [m]         | Rotate Data Memory left with result in ACC                      | 1                 | None          |
| RL [m]          | Rotate Data Memory left   | 1 <sup>Note</sup> | None          |
| RLCA [m]        | Rotate Data Memory left through Carry with result in ACC        | 1                 | С             |
| RLC [m]         | Rotate Data Memory left through Carry                           | 1 Note            | С             |



| Mnemonic      | Description  | Cycles            | Flag Affected |
|---------------|--|-------------------|---------------|
| Data Move     |  |                   |               |
| MOV A,[m]     | Move Data Memory to ACC                                  | 1                 | None          |
| MOV [m],A     | Move ACC to Data Memory                                  | 1 Note            | None          |
| MOV A,x       | Move immediate data to ACC                               | 1                 | None          |
| Bit Operation |  |                   |               |
| CLR [m].i     | Clear bit of Data Memory                                 | 1 <sup>Note</sup> | None          |
| SET [m].i     | Set bit of Data Memory                                   | 1 Note            | None          |
| Branch        |  |                   |               |
| JMP addr      | Jump unconditionally                                     | 2                 | None          |
| SZ [m]        | Skip if Data Memory is zero                              | 1 Note            | None          |
| SZA [m]       | Skip if Data Memory is zero with data movement to ACC    | 1 Note            | None          |
| SZ [m].i      | Skip if bit i of Data Memory is zero                     | 1 <sup>Note</sup> | None          |
| SNZ [m].i     | Skip if bit i of Data Memory is not zero                 | 1 <sup>Note</sup> | None          |
| SIZ [m]       | Skip if increment Data Memory is zero                    | 1 <sup>Note</sup> | None          |
| SDZ [m]       | Skip if decrement Data Memory is zero                    | 1 <sup>Note</sup> | None          |
| SIZA [m]      | Skip if increment Data Memory is zero with result in ACC | 1 <sup>Note</sup> | None          |
| SDZA [m]      | Skip if decrement Data Memory is zero with result in ACC | 1 Note            | None          |
| CALL addr     | Subroutine call  | 2                 | None          |
| RET           | Return from subroutine                                   | 2                 | None          |
| RET A,x       | Return from subroutine and load immediate data to ACC    | 2                 | None          |
| RETI          | Return from interrupt                                    | 2                 | None          |
| Table Read    |  |                   |               |
| TABRD [m]     | Read table (specific page) to TBLH and Data Memory       | 2 <sup>Note</sup> | None          |
| TABRDC [m]    | Read table (current page) to TBLH and Data Memory        | 2 <sup>Note</sup> | None          |
| TABRDL [m]    | Read table (last page) to TBLH and Data Memory           | 2 <sup>Note</sup> | None          |
| Miscellaneous |  |                   |               |
| NOP           | No operation   | 1                 | None          |
| CLR [m]       | Clear Data Memory  | 1 <sup>Note</sup> | None          |
| SET [m]       | Set Data Memory  | 1 <sup>Note</sup> | None          |
| CLR WDT       | Clear Watchdog Timer                                     | 1                 | TO, PDF       |
| CLR WDT1      | Pre-clear Watchdog Timer                                 | 1                 | TO, PDF       |
| CLR WDT2      | Pre-clear Watchdog Timer                                 | 1                 | TO, PDF       |
| SWAP [m]      | Swap nibbles of Data Memory                              | 1 <sup>Note</sup> | None          |
| SWAPA [m]     | Swap nibbles of Data Memory with result in ACC           | 1                 | None          |
| HALT          | Enter power down mode                                    | 1                 | TO, PDF       |

Note: 1. For skip instructions, if the result of the comparison involves a skip then two cycles are required, if no skip takes place only one cycle is required.

- 2. Any instruction which changes the contents of the PCL will also require 2 cycles for execution.
- 3. For the "CLR WDT1" and "CLR WDT2" instructions the TO and PDF flags may be affected by the execution status. The TO and PDF flags are cleared after both "CLR WDT1" and "CLR WDT2" instructions are consecutively executed. Otherwise the TO and PDF flags remain unchanged.



# **Instruction Definition**

ADC A,[m] Add Data Memory to ACC with Carry

Description The contents of the specified Data Memory, Accumulator and the carry flag are added.

The result is stored in the Accumulator.

Operation  $ACC \leftarrow ACC + [m] + C$ 

Affected flag(s) OV, Z, AC, C

**ADCM A,[m]** Add ACC to Data Memory with Carry

Description The contents of the specified Data Memory, Accumulator and the carry flag are added.

The result is stored in the specified Data Memory.

Operation  $[m] \leftarrow ACC + [m] + C$ 

Affected flag(s) OV, Z, AC, C

ADD A,[m] Add Data Memory to ACC

Description The contents of the specified Data Memory and the Accumulator are added.

The result is stored in the Accumulator.

Operation  $ACC \leftarrow ACC + [m]$ Affected flag(s) OV, Z, AC, C

**ADD A,x** Add immediate data to ACC

Description The contents of the Accumulator and the specified immediate data are added.

The result is stored in the Accumulator.

Operation  $ACC \leftarrow ACC + x$ Affected flag(s) OV, Z, AC, C

**ADDM A,[m]** Add ACC to Data Memory

Description The contents of the specified Data Memory and the Accumulator are added.

The result is stored in the specified Data Memory.

 $\label{eq:continuous} \begin{array}{ll} \text{Operation} & & [m] \leftarrow ACC + [m] \\ \text{Affected flag(s)} & & \text{OV, Z, AC, C} \end{array}$ 

AND A,[m] Logical AND Data Memory to ACC

Description Data in the Accumulator and the specified Data Memory perform a bitwise logical AND

operation. The result is stored in the Accumulator.

Operation  $ACC \leftarrow ACC "AND" [m]$ 

Affected flag(s) Z

**AND A,x** Logical AND immediate data to ACC

Description Data in the Accumulator and the specified immediate data perform a bit wise logical AND

operation. The result is stored in the Accumulator.

Operation  $ACC \leftarrow ACC$  "AND" x

Affected flag(s) Z

**ANDM A,[m]** Logical AND ACC to Data Memory

Description Data in the specified Data Memory and the Accumulator perform a bitwise logical AND

operation. The result is stored in the Data Memory.

Operation  $[m] \leftarrow ACC "AND" [m]$ 

Affected flag(s) Z



CALL addr Subroutine call

Description Unconditionally calls a subroutine at the specified address. The Program Counter then

increments by 1 to obtain the address of the next instruction which is then pushed onto the stack. The specified address is then loaded and the program continues execution from this new address. As this instruction requires an additional operation, it is a two cycle instruction.

Operation Stack  $\leftarrow$  Program Counter + 1

Program Counter ← addr

Affected flag(s) None

**CLR [m]** Clear Data Memory

Description Each bit of the specified Data Memory is cleared to 0.

Operation  $[m] \leftarrow 00H$ Affected flag(s) None

**CLR [m].i** Clear bit of Data Memory

Description Bit i of the specified Data Memory is cleared to 0.

Operation [m].i  $\leftarrow$  0 Affected flag(s) None

**CLR WDT** Clear Watchdog Timer

Description The TO, PDF flags and the WDT are all cleared.

Operation WDT cleared

 $\begin{array}{l} \text{TO} \leftarrow 0 \\ \text{PDF} \leftarrow 0 \end{array}$ 

Affected flag(s) TO, PDF

**CLR WDT1** Pre-clear Watchdog Timer

Description The TO, PDF flags and the WDT are all cleared. Note that this instruction works in

conjunction with CLR WDT2 and must be executed alternately with CLR WDT2 to have effect. Repetitively executing this instruction without alternately executing CLR WDT2 will

have no effect.

Operation WDT cleared

 $\begin{aligned} & TO \leftarrow 0 \\ & PDF \leftarrow 0 \end{aligned}$ 

Affected flag(s) TO, PDF

**CLR WDT2** Pre-clear Watchdog Timer

Description The TO, PDF flags and the WDT are all cleared. Note that this instruction works in conjunction

with CLR WDT1 and must be executed alternately with CLR WDT1 to have effect.

Repetitively executing this instruction without alternately executing CLR WDT1 will have no

effect.

Operation WDT cleared

 $TO \leftarrow 0$  $PDF \leftarrow 0$ 

Affected flag(s) TO, PDF

**CPL [m]** Complement Data Memory

Description Each bit of the specified Data Memory is logically complemented (1's complement). Bits which

previously contained a 1 are changed to 0 and vice versa.

Operation  $[m] \leftarrow \overline{[m]}$ 

Affected flag(s) Z



**CPLA [m]** Complement Data Memory with result in ACC

Description Each bit of the specified Data Memory is logically complemented (1's complement). Bits which

previously contained a 1 are changed to 0 and vice versa. The complemented result is stored in

the Accumulator and the contents of the Data Memory remain unchanged.

Operation  $ACC \leftarrow [m]$ 

Affected flag(s) Z

**DAA [m]** Decimal-Adjust ACC for addition with result in Data Memory

Description Convert the contents of the Accumulator value to a BCD (Binary Coded Decimal) value

resulting from the previous addition of two BCD variables. If the low nibble is greater than 9 or if AC flag is set, then a value of 6 will be added to the low nibble. Otherwise the low nibble remains unchanged. If the high nibble is greater than 9 or if the C flag is set, then a value of 6 will be added to the high nibble. Essentially, the decimal conversion is performed by adding 00H, 06H, 60H or 66H depending on the Accumulator and flag conditions. Only the C flag may be affected by this instruction which indicates that if the original BCD sum is greater than

100, it allows multiple precision decimal addition.

Operation  $[m] \leftarrow ACC + 00H \text{ or}$ 

 $[m] \leftarrow ACC + 06H \text{ or}$   $[m] \leftarrow ACC + 60H \text{ or}$  $[m] \leftarrow ACC + 66H$ 

Affected flag(s) C

**DEC [m]** Decrement Data Memory

Description Data in the specified Data Memory is decremented by 1.

Operation  $[m] \leftarrow [m] - 1$ 

Affected flag(s) Z

DECA [m] Decrement Data Memory with result in ACC

Description Data in the specified Data Memory is decremented by 1. The result is stored in the

Accumulator. The contents of the Data Memory remain unchanged.

Operation  $ACC \leftarrow [m] - 1$ 

Affected flag(s) Z

**HALT** Enter power down mode

Description This instruction stops the program execution and turns off the system clock. The contents of

the Data Memory and registers are retained. The WDT and prescaler are cleared. The power

down flag PDF is set and the WDT time-out flag TO is cleared.

Operation  $TO \leftarrow 0$ 

 $PDF \leftarrow 1$ 

Affected flag(s) TO, PDF

**INC [m]** Increment Data Memory

Description Data in the specified Data Memory is incremented by 1.

Operation  $[m] \leftarrow [m] + 1$ 

Affected flag(s) Z

**INCA [m]** Increment Data Memory with result in ACC

Description Data in the specified Data Memory is incremented by 1. The result is stored in the Accumulator.

The contents of the Data Memory remain unchanged.

Operation  $ACC \leftarrow [m] + 1$ 

Affected flag(s) Z



JMP addr Jump unconditionally

Description The contents of the Program Counter are replaced with the specified address. Program

execution then continues from this new address. As this requires the insertion of a dummy

instruction while the new address is loaded, it is a two cycle instruction.

Operation Program Counter ← addr

Affected flag(s) None

MOV A,[m] Move Data Memory to ACC

Description The contents of the specified Data Memory are copied to the Accumulator.

Operation  $ACC \leftarrow [m]$ Affected flag(s) None

**MOV A,x** Move immediate data to ACC

Description The immediate data specified is loaded into the Accumulator.

Operation  $ACC \leftarrow x$ Affected flag(s) None

**MOV [m],A** Move ACC to Data Memory

Description The contents of the Accumulator are copied to the specified Data Memory.

Operation  $[m] \leftarrow ACC$ Affected flag(s) None

**NOP** No operation

Description No operation is performed. Execution continues with the next instruction.

Operation No operation
Affected flag(s) None

OR A,[m] Logical OR Data Memory to ACC

Description Data in the Accumulator and the specified Data Memory perform a bitwise

logical OR operation. The result is stored in the Accumulator.

Operation  $ACC \leftarrow ACC "OR" [m]$ 

Affected flag(s)

**OR A,x** Logical OR immediate data to ACC

Description Data in the Accumulator and the specified immediate data perform a bitwise logical OR

operation. The result is stored in the Accumulator.

Operation  $ACC \leftarrow ACC "OR" x$ 

Affected flag(s) Z

**ORM A,[m]** Logical OR ACC to Data Memory

Description Data in the specified Data Memory and the Accumulator perform a bitwise logical OR

operation. The result is stored in the Data Memory.

Operation  $[m] \leftarrow ACC "OR" [m]$ 

Affected flag(s) Z

**RET** Return from subroutine

Description The Program Counter is restored from the stack. Program execution continues at the restored

address.

Operation Program Counter ← Stack

Affected flag(s) None



December 14, 2016

**RET A,x** Return from subroutine and load immediate data to ACC

Description The Program Counter is restored from the stack and the Accumulator loaded with the specified

immediate data. Program execution continues at the restored address.

Operation Program Counter ← Stack

 $ACC \leftarrow x$ 

Affected flag(s) None

**RETI** Return from interrupt

Description The Program Counter is restored from the stack and the interrupts are re-enabled by setting the

EMI bit. EMI is the master interrupt global enable bit. If an interrupt was pending when the RETI instruction is executed, the pending Interrupt routine will be processed before returning

to the main program.

Operation Program Counter ← Stack

 $EMI \leftarrow 1$ 

Affected flag(s) None

**RL [m]** Rotate Data Memory left

Description The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0.

Operation  $[m].(i+1) \leftarrow [m].i; (i=0\sim6)$ 

 $[m].0 \leftarrow [m].7$ 

Affected flag(s) None

**RLA [m]** Rotate Data Memory left with result in ACC

Description The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0.

The rotated result is stored in the Accumulator and the contents of the Data Memory remain

unchanged.

Operation ACC.(i+1)  $\leftarrow$  [m].i; (i=0 $\sim$ 6)

 $ACC.0 \leftarrow [m].7$ 

Affected flag(s) None

**RLC [m]** Rotate Data Memory left through Carry

Description The contents of the specified Data Memory and the carry flag are rotated left by 1 bit. Bit 7

replaces the Carry bit and the original carry flag is rotated into bit 0.

Operation  $[m].(i+1) \leftarrow [m].i; (i=0\sim6)$ 

 $[m].0 \leftarrow C$ 

 $C \leftarrow [m].7$ 

Affected flag(s)

**RLCA [m]** Rotate Data Memory left through Carry with result in ACC

Description Data in the specified Data Memory and the carry flag are rotated left by 1 bit. Bit 7 replaces the

Carry bit and the original carry flag is rotated into the bit 0. The rotated result is stored in the

Accumulator and the contents of the Data Memory remain unchanged.

Operation  $ACC.(i+1) \leftarrow [m].i; (i=0\sim6)$ 

 $ACC.0 \leftarrow C$ 

 $C \leftarrow [m].7$ 

Affected flag(s) C

**RR [m]** Rotate Data Memory right

Description The contents of the specified Data Memory are rotated right by 1 bit with bit 0 rotated into bit 7.

Operation  $[m].i \leftarrow [m].(i+1); (i=0\sim6)$ 

 $[m].7 \leftarrow [m].0$ 

Affected flag(s) None



**RRA [m]** Rotate Data Memory right with result in ACC

Description Data in the specified Data Memory and the carry flag are rotated right by 1 bit with bit 0

rotated into bit 7. The rotated result is stored in the Accumulator and the contents of the

Data Memory remain unchanged.

Operation ACC.i  $\leftarrow$  [m].(i+1); (i=0 $\sim$ 6)

 $ACC.7 \leftarrow [m].0$ 

Affected flag(s) None

**RRC [m]** Rotate Data Memory right through Carry

Description The contents of the specified Data Memory and the carry flag are rotated right by 1 bit. Bit 0

replaces the Carry bit and the original carry flag is rotated into bit 7.

Operation  $[m].i \leftarrow [m].(i+1); (i=0\sim6)$ 

 $[m].7 \leftarrow C$  $C \leftarrow [m].0$ 

Affected flag(s) C

**RRCA [m]** Rotate Data Memory right through Carry with result in ACC

Description Data in the specified Data Memory and the carry flag are rotated right by 1 bit. Bit 0 replaces

the Carry bit and the original carry flag is rotated into bit 7. The rotated result is stored in the

Accumulator and the contents of the Data Memory remain unchanged.

Operation ACC.i  $\leftarrow$  [m].(i+1); (i=0 $\sim$ 6)

 $ACC.7 \leftarrow C$  $C \leftarrow [m].0$ 

Affected flag(s) C

SBC A,[m] Subtract Data Memory from ACC with Carry

Description The contents of the specified Data Memory and the complement of the carry flag are

subtracted from the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is

positive or zero, the C flag will be set to 1.

Operation  $ACC \leftarrow ACC - [m] - C$ 

Affected flag(s) OV, Z, AC, C

**SBCM A,[m]** Subtract Data Memory from ACC with Carry and result in Data Memory

Description The contents of the specified Data Memory and the complement of the carry flag are

subtracted from the Accumulator. The result is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is

positive or zero, the C flag will be set to 1.

Operation  $[m] \leftarrow ACC - [m] - C$ 

Affected flag(s) OV, Z, AC, C

**SDZ [m]** Skip if decrement Data Memory is 0

Description The contents of the specified Data Memory are first decremented by 1. If the result is 0 the

following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program

proceeds with the following instruction.

Operation  $[m] \leftarrow [m] - 1$ 

Skip if [m]=0

Affected flag(s) None



**SDZA [m]** Skip if decrement Data Memory is zero with result in ACC

Description The contents of the specified Data Memory are first decremented by 1. If the result is 0, the

following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy

instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0,

the program proceeds with the following instruction.

Operation  $ACC \leftarrow [m] - 1$ 

Skip if ACC=0

Affected flag(s) None

**SET [m]** Set Data Memory

Description Each bit of the specified Data Memory is set to 1.

Operation  $[m] \leftarrow FFH$ Affected flag(s) None

**SET [m].i** Set bit of Data Memory

Description Bit i of the specified Data Memory is set to 1.

 $\begin{array}{ll} \text{Operation} & \quad [m].i \leftarrow 1 \\ \text{Affected flag(s)} & \quad \text{None} \end{array}$ 

**SIZ [m]** Skip if increment Data Memory is 0

Description The contents of the specified Data Memory are first incremented by 1. If the result is 0, the

following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program

proceeds with the following instruction.

Operation  $[m] \leftarrow [m] + 1$ 

Skip if [m]=0

Affected flag(s) None

Skip if increment Data Memory is zero with result in ACC

Description The contents of the specified Data Memory are first incremented by 1. If the result is 0, the

following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy

instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not

0 the program proceeds with the following instruction.

Operation  $ACC \leftarrow [m] + 1$ 

Skip if ACC=0

Affected flag(s) None

**SNZ [m].i** Skip if bit i of Data Memory is not 0

Description If bit i of the specified Data Memory is not 0, the following instruction is skipped. As this

requires the insertion of a dummy instruction while the next instruction is fetched, it is a two

cycle instruction. If the result is 0 the program proceeds with the following instruction.

Operation Skip if [m]. $i \neq 0$ 

Affected flag(s) None

SUB A,[m] Subtract Data Memory from ACC

Description The specified Data Memory is subtracted from the contents of the Accumulator. The result is

stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be

cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.

Operation  $ACC \leftarrow ACC - [m]$ 

Affected flag(s) OV, Z, AC, C



**SUBM A,[m]** Subtract Data Memory from ACC with result in Data Memory

Description The specified Data Memory is subtracted from the contents of the Accumulator. The result is

stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be

cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.

 $\begin{aligned} & \text{Operation} & & & [m] \leftarrow ACC - [m] \\ & \text{Affected flag(s)} & & \text{OV, Z, AC, C} \end{aligned}$ 

**SUB A,x** Subtract immediate data from ACC

Description The immediate data specified by the code is subtracted from the contents of the Accumulator.

The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.

Operation  $ACC \leftarrow ACC - x$ Affected flag(s) OV, Z, AC, C

**SWAP [m]** Swap nibbles of Data Memory

Description The low-order and high-order nibbles of the specified Data Memory are interchanged.

Operation [m].3 $\sim$ [m].0  $\leftrightarrow$  [m].7 $\sim$ [m].4

Affected flag(s) None

**SWAPA [m]** Swap nibbles of Data Memory with result in ACC

Description The low-order and high-order nibbles of the specified Data Memory are interchanged. The

result is stored in the Accumulator. The contents of the Data Memory remain unchanged.

Operation  $ACC.3 \sim ACC.0 \leftarrow [m].7 \sim [m].4$ 

 $ACC.7 \sim ACC.4 \leftarrow [m].3 \sim [m].0$ 

Affected flag(s) None

**SZ [m]** Skip if Data Memory is 0

Description If the contents of the specified Data Memory is 0, the following instruction is skipped. As this

requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds with the following instruction.

Operation Skip if [m]=0

Affected flag(s) None

**SZA [m]** Skip if Data Memory is 0 with data movement to ACC

Description The contents of the specified Data Memory are copied to the Accumulator. If the value is zero,

the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the

program proceeds with the following instruction.

Operation  $ACC \leftarrow [m]$ 

Skip if [m]=0

Affected flag(s) None

**SZ [m].i** Skip if bit i of Data Memory is 0

Description If bit i of the specified Data Memory is 0, the following instruction is skipped. As this requires

the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0, the program proceeds with the following instruction.

Operation Skip if [m].i=0

Affected flag(s) None



**TABRD [m]** Read table (specific page) to TBLH and Data Memory

Description The low byte of the program code (specific page) addressed by the table pointer pair

(TBHP and TBLP) is moved to the specified Data Memory and the high byte moved to TBLH.

Operation  $[m] \leftarrow \text{program code (low byte)}$ 

TBLH ← program code (high byte)

Affected flag(s) None

**TABRDC [m]** Read table (current page) to TBLH and Data Memory

Description The low byte of the program code (current page) addressed by the table pointer (TBLP) is

moved to the specified Data Memory and the high byte moved to TBLH.

Operation  $[m] \leftarrow \text{program code (low byte)}$ 

TBLH ← program code (high byte)

Affected flag(s) None

**TABRDL [m]** Read table (last page) to TBLH and Data Memory

Description The low byte of the program code (last page) addressed by the table pointer (TBLP) is moved

to the specified Data Memory and the high byte moved to TBLH.

Operation  $[m] \leftarrow \text{program code (low byte)}$ 

TBLH ← program code (high byte)

Affected flag(s) None

**XOR A,[m]** Logical XOR Data Memory to ACC

Description Data in the Accumulator and the specified Data Memory perform a bitwise logical XOR

operation. The result is stored in the Accumulator.

Operation  $ACC \leftarrow ACC "XOR" [m]$ 

Affected flag(s) Z

**XORM A,[m]** Logical XOR ACC to Data Memory

Description Data in the specified Data Memory and the Accumulator perform a bitwise logical XOR

operation. The result is stored in the Data Memory.

Operation  $[m] \leftarrow ACC "XOR" [m]$ 

Affected flag(s) Z

**XOR A.x** Logical XOR immediate data to ACC

Description Data in the Accumulator and the specified immediate data perform a bitwise logical XOR

operation. The result is stored in the Accumulator.

Operation  $ACC \leftarrow ACC "XOR" x$ 

Affected flag(s) Z



# **Package Information**


Note that the package information provided here is for consultation purposes only. As this information may be updated at regular intervals users are reminded to consult the <u>Holtek website</u> for the latest version of the <u>Package/Carton Information</u>.


Additional supplementary information with regard to packaging is listed below. Click on the relevant section to be transferred to the relevant website page.

- Package Information (include Outline Dimensions, Product Tape and Reel Specifications)
- The Operation Instruction of Packing Materials
- · Carton information



# 28-pin SSOP (150 mil) Outline Dimensions







| Cumbal | Dimensions in inch |           |        |  |  |  |
|--------|--------------------|-----------|--------|--|--|--|
| Symbol | Min.               | Nom.      | Max.   |  |  |  |
| A      | _                  | 0.236 BSC | _      |  |  |  |
| В      | _                  | 0.154 BSC | _      |  |  |  |
| С      | 0.008              | _         | 0.012  |  |  |  |
| C'     | _                  | 0.390 BSC | _      |  |  |  |
| D      | _                  | _         | 0.069  |  |  |  |
| E      | _                  | 0.025 BSC | _      |  |  |  |
| F      | 0.004              | _         | 0.0098 |  |  |  |
| G      | 0.016              | _         | 0.050  |  |  |  |
| Н      | 0.004              | _         | 0.010  |  |  |  |
| α      | 0°                 | _         | 8°     |  |  |  |

| Cumbal | Dimensions in mm |           |      |  |  |  |
|--------|------------------|-----------|------|--|--|--|
| Symbol | Min.             | Nom.      | Max. |  |  |  |
| A      | _                | 6.0 BSC   | _    |  |  |  |
| В      | _                | 3.9 BSC   | _    |  |  |  |
| С      | 0.20             | _         | 0.30 |  |  |  |
| C'     | _                | 9.9 BSC   | _    |  |  |  |
| D      | _                | _         | 1.75 |  |  |  |
| E      | _                | 0.635 BSC | _    |  |  |  |
| F      | 0.10             | _         | 0.25 |  |  |  |
| G      | 0.41             | _         | 1.27 |  |  |  |
| Н      | 0.10             | _         | 0.25 |  |  |  |
| α      | 0°               | _         | 8°   |  |  |  |



# Copyright<sup>©</sup> 2016 by HOLTEK SEMICONDUCTOR INC.

The information appearing in this Data Sheet is believed to be accurate at the time of publication. However, Holtek assumes no responsibility arising from the use of the specifications described. The applications mentioned herein are used solely for the purpose of illustration and Holtek makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise. Holtek's products are not authorized for use as critical components in life support devices or systems. Holtek reserves the right to alter its products without prior notification. For the most up-to-date information, please visit our web site at http://www.holtek.com.tw.