

HT45R38 C/R to F Type 8-Bit OTP MCU

Technical Document

- <u>Tools Information</u>
- FAQs
- <u>Application Note</u>

Features

- Operating voltage: f_{SYS}=4MHz: 2.2V~5.5V f_{SYS}=8MHz: 3.3V~5.5V
- 29 bidirectional I/O lines
- Two external interrupt inputs shared with I/O lines
- Single 8-bit programmable timer/event counter with overflow interrupt and 7-stage prescaler
- One 8-bit programmable timer/event counter with overflow interrupt
- 5 channels 12-bit resolution A/D converter
- 2-channels 8-bit PWM output shared with 2 I/O lines
- One OPA
- External RC oscillation converter
- On-chip crystal and RC oscillator
- Watchdog Timer

- 12 capacitor/resistor sensor input
- 4096×15 program memory
- 192×8 data memory RAM
- Power Down and Wake-up function reduce power consumption
- Up to $0.5 \mu s$ instruction cycle with 8MHz system clock at $V_{DD}{=}5V$
- All instructions executed in one or two machine cycles
- 15-bit table read instruction
- Six-level subroutine nesting
- Bit manipulation instruction
- 63 powerful instructions
- Low voltage reset function
- 52-pin QFP package


General Description

The HT45R38 is an 8-bit high performance, RISC architecture microcontroller device specifically designed for cost-effective multiple I/O control product applications.

The advantages of low power consumption, I/O flexibility, timer functions, oscillator options, Power Down and wake-up functions, Watchdog Timer, enhance the versatility of these devices to suit a wide range of application possibilities such as industrial control, consumer products, subsystem controllers, etc.




Block Diagram



December 13, 2006



Pin Assignment



Pin Description

Pin Name	I/O	Options	Description
PA0/PWM0 PA1/PWM1 PA2 PA3/INT0 PA4/INT1 PA5/TMR0 PA6/TMR1 PA7	I/O	Pull-high Wake-up Interrupt Enable Interrupt Active Edge Type PWM	Bidirectional 8-bit I/O port. Each pin can be configured as a wake-up input by configuration code options. Software instructions determine if the pin is a CMOS output or Schmitt trigger input. Pull-high resistors can be connected to each pin via configuration options. Pins PA3 and PA4 are pin-shared with external interrupt input pins INT0 and INT1, respectively. Configuration options determine the interrupt en- able/disable and the interrupt low/high trigger type. Pins PA5 and PA6 are pin-shared with the external timer input pins TMR0 and TMR1. The PWM0/PWM1 output functions are pin-shared with PA0/PA1, respectively.
PB0~PB7	I/O	Pull-high	Bidirectional 8-bit input/output port. Software instructions determine if the pin is a CMOS output or Schmitt trigger input. Pull-high resistors can be added to the whole port via a configuration option.
PC0~PC7	I/O	Pull-high	Bidirectional 8-bit input/output port. Software instructions determine if the pin is a CMOS output or Schmitt trigger input. Pull-high resistors can be added to the whole port via a configuration option.
OPN OPP	I		OPN is the OPA inverting input pin OPP is the OPA non-inverting input pin
PE0/AN0/OPO PE1/AN1 PE2/AN2 PE3/AN3 PE4/AN4	I/O	Pull-high	Bidirectional 5-bit input/output port. Software instructions determine if the pin is a CMOS output or Schmitt trigger input. Pull-high resistors can be connected to each pin via configuration options. PE0~PE4 are pin-shared with the A/D input pins. The A/D inputs are selected via software instructions. Once selected as an A/D input, the I/O function and pull-high resistor are disabled automatically. The OPO is the OPA output pin and pin-shared with PE0/AN0.
RC1~RC12	I		Capacitor or resistor connection pins
RCOUT	Ι		Capacitor or resistor connection pin to RC OSC
IN	Ι		Oscillation input pin
RREF	0		Reference resistor connection pin
CREF	0		Reference capacitor connection pin
RES	Ι		Schmitt trigger reset input. Active low

December 13, 2006



Pin Name	I/O	Options	Description			
VSS	_		Negative power supply, ground			
VSSC	_		Negative power supply for PC, ground			
VDD	_		Positive power supply			
VDDB			Positive power supply PB			
OSC1 OSC2	I O	Crystal or RC	OSC1, OSC2 are connected to an RC network or Crystal determined by a configuration option, for the internal system clock. In the case of the RC oscillator, OSC2 can be used to monitor the system clock. Its frequency is 1/4 system clock.			

Note: *All pull-high resistors are controlled by an option bit.

w.DataSheet4U.com

Absolute Maximum Ratings

Supply Voltage	V_{SS}-0.3V to V_{SS}+6.0V	Storage Temperature	–50°C to 125°C
Input Voltage	V _{SS} –0.3V to V _{DD} +0.3V	Operating Temperature	–40°C to 85°C
I _{OL} Total	300mA	I _{OH} Total	–200mA
Total Power Dissipation	500mW		

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.

D.C. Characteristics

Ta=25°C

Symbol	Parameter		Test Conditions	Min.	Turn	Max.	Unit
Symbol	Farameter	V_{DD}	Conditions	IVIIII.	Тур.	Wax.	Unit
V			f _{SYS} =4MHz	2.2	_	5.5	V
V _{DD}	Operating Voltage	_	f _{SYS} =8MHz	3.3		5.5	V
I	Operating Current	3V	No load, f _{SYS} =4MHz		1	2	mA
I _{DD1}	(Crystal OSC, RC OSC)	5V	No load, ISYS-4IMI IZ	—	3	5	mA
I _{DD2}	Operating Current (Crystal OSC, RC OSC)	5V	No load, f _{SYS} =8MHz	_	4	8	mA
	Standby Current (WDT Enabled)	3V	No load, system HALT			5	μA
I _{STB1}	Standby Current (WDT Enabled)	5V	No load, system HALT			10	μA
	Standby Current (WDT Disabled)	3V				1	μA
I _{STB2}	Standby Current (WDT Disabled)	5V	No load, system HALT	_		2	μA
V _{IL1}	Input Low Voltage for I/O Ports, TMR0, TMR1, INT0 and INT1	_	_	0		$0.3V_{DD}$	V
V _{IH1}	Input High Voltage for I/O Ports, TMR0, TMR1, INT0 and INT1	_	_	$0.7V_{DD}$	_	V _{DD}	V
V _{IL2}	Input Low Voltage (RES)	_		0		$0.4V_{DD}$	V
V _{IH2}	Input High Voltage (RES)	_		$0.9V_{DD}$	_	V _{DD}	V
V _{LVR}	Low Voltage Reset	_	LVRenabled	2.7	3.0	3.3	V
I _{OL1}	PA, PB, PE, RREF and CREF	3V	$V_{OI} = 0.1 V_{DD}$		8		mA
'UL1	Sink Current	5V		10	20		mA
	PA, PC, PE, RREF and CREF	3V	V _{OH} =0.9V _{DD}	-2	-4	_	mA
I _{OH1}	Source Current	5V	VOH-0.9 VDD	-5	-10	_	mA

4



Symbol	Parameter		Test Conditions	Min.	Turn	Max.	Unit	
Symbol	Farameter	$\boldsymbol{V}_{\text{DD}}$	Conditions	IVIIII.	Тур.	Wax.	onin	
	DO Cielo Coment	3V	V _{OI} =0.1V _{DD}	8	16	_	mA	
I _{OL2}	PC Sink Current	5V	VOL-0.1VDD	20	40		mA	
1	DD Source Current	3V	• V _{OH} =0.9V _{DD}	-4	-8		mA	
I _{OH2}	PB Source Current		v OH-0.9 v DD	-10	-20		mA	
D			—	20	60	100	kΩ	
R _{PH}	Pull-high Resistance	5V		10	30	50	kΩ	
V _{AD}	A/D Input Voltage	_	ADC input reference voltage is VDD	0		VDD	V	
D _{NL}	ADC Differential Non-Linear	_	—	_	_	±2	LSB	
I _{NL}	ADC Integral Non-Linear	_		_	±2.5	±4	LSB	
RESOLU	Resolution	_	_	_		12	Bits	
	Additional Power Consumption if A/D	3V	—		0.5	1	mA	
I _{ADC}	Converter is Used			_	1.5	3	mA	

A.C. Characteristics

Ta=25°C

Symbol	Parameter		Test Conditions	Min	Trees	Max	Unit	
Symbol	Parameter	V_{DD}	Conditions	Min.	Тур.	Max.	Onit	
£	System Clock	_	2.2V~5.5V	400	_	4000	kHz	
f _{SYS}	(Crystal OSC, RC OSC)	_	3.3V~5.5V	400		8000	kHz	
£		_	2.2V~5.5V	0	_	4000	kHz	
f _{TIMER}	Timer I/P Frequency	_	3.3V~5.5V	0		8000	kHz	
+	Wetch do a Ocoillator Davie d	3V		45	90	180	μS	
twptosc	OSC Watchdog Oscillator Period			32	65	130	μs	
t _{WDT1}	Watchdog Time-out Period		Without WDT prescaler	11	23	46	ms	
WDT1	(WDT RC OSC)	5V	without wDT prescaler	8	17	33	ms	
t _{WDT2}	Watchdog Time-out Period (System Clock/4)	_	Without WDT prescaler	_	1024	_	t _{SYS}	
t _{RES}	External Reset Low Pulse Width	_		1	_	_	μS	
t _{SST}	System Start-up Timer Period	_	Wake-up from HALT	_	1024	_	t _{SYS}	
t _{INT}	Interrupt Pulse Width	_	_	1	_	_	μS	
t _{LVR}	Low Voltage Reset Time	_	_	0.25	1	2	ms	
t _{AD}	A/D Clock Period	_		1	_	_	μs	
t _{ADC}	A/D Conversion Time	_			80	_	t _{AD}	
t _{ADCS}	A/D Sampling Time	_			32		t _{AD}	



Ta=25°C

OP Amplifier Electrical Characteristics

C	Devenuedan		Test Conditions	Min	.		11.14
Symbol	Parameter V _{DD} Conditions		Min.	Тур.	Max.	Unit	
D.C. Elec	ctrical Characteristic						
V _{DD}	Operating Voltage	_		3		5.5	V
V _{OS}	Input Offset Voltage	5V	By calibration	-2		+2	mV
V _{CM}	Common Mode Voltage Range	_		V _{SS}		V _{DD} -1.4	V
PSRR	Power Supply Rejection Ratio	_		60		_	dB
CMRR	Common Mode Rejection Ratio	_	V _{DD} =5V V _{CM} =0~V _{DD} -1.4V	60		_	dB
D.C. Elec	ctrical Characteristic						
A _{OL}	Open Loop Gain	_	_	60	80	_	dB
SR	Slew Rate+, Rate-	_	No load		1	_	V/µs
GBW	Gain Band Width		RL=1MΩ, CL=100pF			100	kHz

ww.DataSheet4U.com



Functional Description

Execution Flow

The system clock for the microcontroller is derived from either a crystal or an RC oscillator. The system clock is internally divided into four non-overlapping clocks. One instruction cycle consists of four system clock cycles.

Instruction fetching and execution are pipelined in such a way that a fetch takes an instruction cycle while decoding and execution takes the next instruction cycle. However, the pipelining scheme causes each instruction to effectively execute in a cycle. If an instruction changes the program counter, two cycles are required to complete the instruction.

Program Counter – PC

The program counter (PC) controls the sequence in which the instructions stored in program ROM are executed and its contents specify full range of program memory.


After accessing a program memory word to fetch an instruction code, the contents of the program counter are incremented by one. The program counter then points to the memory word containing the next instruction code.

When executing a jump instruction, a conditional skip execution, loading the PCL register, a subroutine call, an initial reset, an internal interrupt, an external interrupt or return from a subroutine, the PC manipulates the program transfer by loading the address corresponding to each instruction.

The conditional skip is activated by instructions. Once the condition is met, the next instruction, fetched during the current instruction execution, is discarded and a dummy cycle replaces it to get the proper instruction. Otherwise the program will proceed with the next instruction.

The lower byte of the program counter (PCL) is a readable and writable register (06H). Moving data into the PCL performs a short jump. The destination must be within the current Program Memory Page.

When a control transfer takes place, an additional dummy cycle is required.



Mode					Program Counter											
Mode	*11	*10	*9	*8	*7	*6	*5	*4	*3	*2	*1	*0				
Initial Reset	0	0	0	0	0	0	0	0	0	0	0	0				
External Interrupt 0	0	0	0	0	0	0	0	0	0	1	0	0				
External Interrupt 1	0	0	0	0	0	0	0	0	1	0	0	0				
Timer/Event Counter 0 Overflow	0	0	0	0	0	0	0	0	1	1	0	0				
External RC Oscillation Converter Interrupt		0	0	0	0	0	0	1	0	0	0	0				
Timer/Event Counter 1 Overflow	0	0	0	0	0	0	0	1	0	1	0	0				
A/D Converter Interrupt	0	0	0	0	0	0	0	1	1	0	0	0				
Skip					Pro	gram (Count	er+2								
Loading PCL	*11	*10	*9	*8	@7	@6	@5	@4	@3	@2	@1	@0				
Jump, Call Branch	#11	#10	#9	#8	#7	#6	#5	#4	#3	#2	#1	#0				
Return from Subroutine	S11	S10	S9	S8	S7	S6	S5	S4	S3	S2	S1	S0				

Program Counter

Note: *11~*0: Program Counter bits

#11~#0: Instruction code bits

S11~S0: Stack register bits

@7~@0: PCL bits

7

December 13, 2006



Program Memory – ROM

The program memory is used to store the program instructions which are to be executed. It also contains data, table, and interrupt entries, and is organized into 4096×15 bits, addressed by the program counter and table pointer.

Certain locations in the program memory are reserved for special usage:

• Location 000H


This area is reserved for program initialisation. After a device reset, the program always begins execution at location 000H.

Location 004H

This location is reserved for the external interrupt 0 service program. If the INT0 input pin is activated, the interrupt is enabled and the stack is not full, the program begins execution at this location.

Location 008H

This location is reserved for the external interrupt 1 service program. If the INT1 input pin is activated, the interrupt is enabled and the stack is not full, the program begins execution at this location.



Program Memory

Location 00CH

This location is reserved for the Timer/Event Counter 0 interrupt service program. If a Timer 0 interrupt results from a Timer/Event Counter 0 overflow, and the interrupt is enabled and the stack is not full, the program begins execution at this location.

Location 010H

This location is reserved for the external RC oscillation converter interrupt service program. If an external RC oscillation converter interrupt results from an external RC oscillation converter interrupt is activated, and the interrupt is enabled and the stack is not full, the program begins execution at this location.

Location 014H

This location is reserved for the Timer/Event Counter 1 interrupt service program. If a Timer 1 interrupt results from a Timer/Event Counter 1 overflow, and the interrupt is enabled and the stack is not full, the program begins execution at this location.

Location 018H

This location is reserved for the A/D converter interrupt service program. If an A/D converter interrupt results from an end of A/D conversion, and if the interrupt is enabled and the stack is not full, the program begins execution at this location.

Table location

Any location in the program memory can be used as a look-up table. The instructions "TABRDC [m]" (the current page, 1 page=256 words) and "TABRDL [m]" transfer the contents of the lower-order byte to the specified data memory, and the higher-order byte to TBLH (08H). Only the destination of the lower-order byte in the table is well-defined, the other bits of the table word are transferred to the lower portion of TBLH, and the remaining 1 bit is read as "0". The table higher-order byte register (TBLH) is read only. The table pointer (TBLP) is a read/write register (07H), which indicates the table location. Before accessing the table, the location must be placed in TBLP. The TBLH is read only and cannot be restored. If the main routine and the ISR (Interrupt Service Routine) both employ the table read instruction, the contents of the TBLH in the main routine are likely to be changed by the table read instruction used in the ISR. Errors may

Table Location												
Instruction	*11	*10	*9	*8	*7	*6	*5	*4	*3	*2	*1	*0
TABRDC [m]	P11	P10	P9	P8	@7	@6	@5	@4	@3	@2	@1	@0
TABRDL [m]	1	1	1	1	@7	@6	@5	@4	@3	@2	@1	@0

Table Location

Note: *11~*0: Table location bits @7~@0: Table pointer bits

P11~P8: Current program counter bits



therefore occur. In other words, using the table read instruction in the main routine and also in the ISR should be avoided. However, if the table read instruction has to be used in both the main routine and in the ISR, the interrupt should be disabled prior to the table read instruction execution. The interrupt should not be re-enabled until the TBLH has been backed up. All table related instructions require two cycles to complete the operation. These areas may function as normal program memory depending upon the requirements.

Stack Register – STACK

w.DataSheet4U.com

This is a special part of the memory which is used to save the contents of the program counter only. The stack is organised into 6-levels and is neither part of the data nor part of the program space, and is neither readable nor writable. The activated level is indexed by the stack pointer (SP) and is neither readable nor writeable. At a subroutine call or interrupt acknowledgment, the contents of the program counter are pushed onto the stack. At the end of a subroutine or an interrupt routine, signaled by a return instruction, RET or RETI, the program counter is restored to its previous value from the stack. After a device reset, the SP will point to the top of the stack.

If the stack is full and a non-masked interrupt takes place, the interrupt request flag will be recorded but the acknowledgment will be inhibited. When the stack pointer is decremented, by RET or RETI, the interrupt will be serviced. This feature prevents stack overflow allowing the programmer to use the structure more easily. In a similar case, if the stack is full and a "CALL" is subsequently executed, stack overflow occurs and the first entry will be lost as only the most recent 6 return addresses are stored.

Data Memory - RAM

The data memory has a capacity of 230×8 bits. The data memory is divided into two functional groups: special function registers and general purpose data memory (192×8). Most are read/write, but some are read only.

The special function registers include the Indirect addressing registers (00H, 02H), Timer/Event Counter 0 (TMR;0DH), Timer/Event Counter 0 control register (TMR0C;0EH), Timer/Event Counter 1 (TMR1;10H), Timer/Event Counter 1 control register (TMR1C;11H), Program counter lower-order byte register (PCL;06H), Memory pointer registers (MP0;01H, MP1;03H), Accumulator (ACC;05H), Table pointer (TBLP;07H), Table higher-order byte register (TBLH;08H), Watchdog Timer option setting register (WDTS;09H), Status register (STATUS;0AH), Interrupt control register 0 (INTC0; 0BH), Interrupt control register 1 (INTC1;1EH), Analog switch control register (ASCR;1CH), PWM data register (PWM0;1AH, PWM1;1BH), the Timer/Event Counter A higher-order byte register (TMRAH;20H), the Timer/Event Counter A lower-order byte register

1		N
00H	Indirect Addressing Register 0	
01H	MP0	
02H	Indirect Addressing Register 1	
03H	MP1	
04H		
05H	ACC	
06H	PCL	
07H	TBLP	
08H	TBLH	
09H	WDTS	
0AH	STATUS	
0BH	INTC0	
0CH		
0DH	TMR0	
0EH	TMR0C	
0FH		
10H	TMR1	
11H	TMR1C	
12H	PA	
13H	PAC	
14H	PB	
15H	PBC	Special Purpose
16H	PC	Data Memory
17H	PCC	
18H	PE	
19H	PEC	
1AH	PWM0	
1BH	PWM1	
1CH	ASCR	
1DH		
1EH	INTC1	
1FH		
20H	TMRAH	
21H	TMRAL	
22H	RCOCCR	
23H	TMRBH	
24H	TMRBL	
25H	RCOCR	
26H	OPAC	
27H		
28H	ADRL	
29H	ADRH	
2AH	ADCR	
2BH	ACSR	\mathcal{V}
2CH		
3FH		
40H	General Purpose Data Memory	: Unused,
FFH	(192 Bytes)	read as "00"
	RAM Mapping	

(TMRAL;21H), the RC oscillation converter control register (RCOCCR;22H), the Timer/Event Counter B higher-order byte register (TMRBH;23H), the Timer/Event Counter B lower-order byte register (TMRBL;24H), and the RC oscillator control register (RCOCR;25H), the A/D result lower-order byte register (ADRL;28H), the A/D result higher-order byte register (ADRH;29H), the A/D control register (ADCR;2AH), the

9



A/D clock setting register (ACSR;2BH), the Operation Amplifier control register (OPAC;26H), I/O registers (PA;12H, PB;14H, PC;16H, PE;18H) and I/O control registers (PAC;13H, PBC;15H, PCC;17H, PEC;19H). The general purpose data memory, addressed from 40H to FFH, is used for data and control information under instruction commands.

All of the data memory areas can handle arithmetic, logic, increment, decrement and rotate operations directly. Except for some dedicated bits, each bit in the data memory can be set and reset by the "SET [m].i" and "CLR [m].i" bit manipulation instructions. They are also indirectly accessible through the memory pointer registers (MP0;01H, MP1;02H).

w.DataSheet4U.com

Indirect Addressing Register

The method of indirect addressing allows data manipulation using memory pointers instead of the usual direct memory addressing method where the actual memory address is defined. Any action on the indirect addressing registers will result in corresponding read/write operations to the memory location specified by the corresponding memory pointers. This device contains two indirect addressing registers known as IAR0 and IAR1 and two memory pointers MP0 and MP1. Note that these indirect addressing registers are not physically implemented and that reading the indirect addressing registers indirectly will return a result of "00H" and writing to the registers indirectly will result in no operation.

The two memory pointers, MP0 and MP1, are physically implemented in the data memory and can be manipulated in the same way as normal registers providing a convenient way with which to address and track data. When any operation to the relevant indirect addressing registers is carried out, the actual address that the microcontroller is directed to is the address specified by the related memory pointer.

Direct data transfer between two indirect addressing

registers is not supported. The memory pointer registers, MP0 and MP1, are both 8-bit registers used to access the Program Memory by combining corresponding indirect addressing registers.

Accumulator

The accumulator is closely related to ALU operations. It is also mapped to location "05H" of the data memory and can carry out immediate data operations. The data movement between two data memory locations must pass through the accumulator.

Arithmetic and Logic Unit – ALU

This circuit performs 8-bit arithmetic and logic operations. The ALU provides the following functions:

- Arithmetic operations (ADD, ADC, SUB, SBC, DAA)
- Logic operations (AND, OR, XOR, CPL)
- Rotation (RL, RR, RLC, RRC)
- Increment and Decrement (INC, DEC)
- Branch decision (SZ, SNZ, SIZ, SDZ)

The ALU not only saves the results of a data operation but also changes the status register.

Status Register – STATUS

This 8-bit register (0AH) contains the zero flag (Z), carry flag (C), auxiliary carry flag (AC), overflow flag (OV), power down flag (PDF), and watchdog time-out flag (TO). It also records the status information and controls the operation sequence.

With the exception of the TO and PDF flags, bits in the status register can be altered by instructions like most other registers. Any data written into the status register will not change the TO or PDF flag. In addition operations related to the status register may give different results from those intended. The TO flag can be affected only by a system power-up, a WDT time-out or executing the "CLR WDT" or "HALT" instruction.

Bit No.	Label	Function
0	С	C is set if the operation results in a carry during an addition operation or if a borrow does not take place during a subtraction operation; otherwise C is cleared. C is also affected by a rotate through carry instruction.
1	AC	AC is set if the operation results in a carry out of the low nibbles in addition or no borrow from the high nibble into the low nibble in subtraction; otherwise AC is cleared.
2	Z	Z is set if the result of an arithmetic or logic operation is zero; otherwise Z is cleared.
3	OV	OV is set if the operation results in a carry into the highest-order bit but not a carry out of the highest-order bit, or vice versa; otherwise OV is cleared.
4	PDF	PDF is cleared by system power-up or executing the "CLR WDT" instruction. PDF is set by executing the "HALT" instruction.
5	то	TO is cleared by system power-up or executing the "CLR WDT" or "HALT" instruction. TO is set by a WDT time-out.
6~7		Unused bit, read as "0"

Status (0AH) Register



The PDF flag can be affected only by executing a "HALT" or "CLR WDT" instruction or a system power-up.

The Z, OV, AC and C flags generally reflect the status of the latest operations.

In addition, on entering the interrupt sequence or executing the subroutine call, the status register will not be pushed onto the stack automatically. If the contents of the status are important and if the subroutine can corrupt the status register, precautions must be taken to save it properly.

ww.DataSheet4U.com Interrupt

The devices provides two external interrupts, two internal 8-bit timer/event counter interrupt, one external RC oscillation converter interrupt and the A/D converter interrupt. The interrupt control register 0 (INTC0;0BH) and interrupt control register 1 (INTC1;1EH) both contain the interrupt control bits that are used to set the enable/disable and interrupt request flags.

Once an interrupt subroutine is serviced, all the other interrupts will be blocked, by clearing the EMI bit. This scheme may prevent further interrupt nesting. Other interrupt requests may happen during this interval but only the interrupt request flag is recorded. If a certain interrupt requires servicing within the service routine, the EMI bit and the corresponding bit of the INTC0 and INTC1 registers may be set to allow interrupt nesting. If the stack is full, the interrupt request will not be acknowledged, even if the related interrupt is enabled, until the SP is decremented. If immediate service is desired, the stack must be prevented from becoming full.

All interrupts have a wake-up capability. As an interrupt is serviced, a control transfer occurs by pushing the program counter onto the stack, followed by a branch to a subroutine at a specified location in the program memory. Only the program counter is pushed onto the stack. If the contents of the accumulator or status register are altered by the interrupt service program, this may corrupt the desired control sequence, therefore their contents should be saved in advance.

External interrupts are triggered by an edge transition on pins INT0 or INT1. A configuration option enables these pins as interrupts and selects if they are active on high to low or low to high transitions. If active their related interrupt request flag, EIF0; bit 4 in INTC0, and EIF1; bit 5 in INTC0, will be set. After the interrupt is enabled, the stack is not full, and the external interrupt is active, a subroutine call to location "04H" or "08H" will occur. The interrupt request flags, EIF0 or EIF1, and the EMI bit will all be cleared to disable other interrupts.

The internal Timer/Event Counter 0 interrupt is initialised by setting the Timer/Event Counter 0 interrupt request flag,T0F; bit 6 in INTC0. A timer interrupt will be generated when the timer overflows. After the interrupt is enabled, and the stack is not full, and the TOF bit is set, a subroutine call to location "0CH" will occur. The related interrupt request flag, TOF, is reset, and the EMI bit is cleared to disable other interrupts.

The internal Timer/Event Counter 1 interrupt is initialized by setting the Timer/Event Counter 1 interrupt request flag (T1F; bit 5 of INTC1), which is normally caused by a timer overflow. After the interrupt is enabled, and the stack is not full, and the T1F bit is set, a subroutine call to location "14H" occurs. The related interrupt request flag (T1F) is reset, and the EMI bit is cleared to disable other interrupts.

The external RC Oscillation Converter interrupt is initialized by setting the external RC Oscillation Converter interrupt request flag, RCOCF; bit 4 of INTC1. This is caused by a Timer A or Timer B overflow. When the interrupt is enabled, and the stack is not full and the RCOCF bit is set, a subroutine call to location "10H" will occur. The related interrupt request flag, RCOCF, will be reset and the EMI bit cleared to disable further interrupts.

The A/D converter interrupt is initialised by setting the A/D converter request flag (ADF; bit 6 of the INTC1), caused by an end of A/D conversion. When the interrupt is enabled, the stack is not full and the ADF is set, a subroutine call to location 18H will occur. The related interrupt request flag (ADF) will be reset and the EMI bit cleared to disable further interrupts.

During the execution of an interrupt subroutine, other interrupt acknowledgments are held until the "RETI" instruction is executed or the EMI bit and the related interrupt control bit are set to 1, if the stack is not full. To return from the interrupt subroutine, a "RET" or "RETI" instruction may be invoked. RETI will set the EMI bit to enable an interrupt service, but RET will not.

Interrupts, occurring in the interval between the rising edges of two consecutive T2 pulses, will be serviced on the latter of the two T2 pulses, if the corresponding interrupts are enabled. In the case of simultaneous requests the following table shows the priority that is applied. These can be masked by resetting the EMI bit.

Interrupt Source	Priority	Vector
External Interrupt 0	1	04H
External Interrupt 1	2	08H
Timer/Event Counter 0 Overflow	3	0CH
External RC Oscillation Converter Interrupt	4	10H
Timer/Event Counter 1 Overflow	5	14H
A/D Converter Interrupt	6	18H

Interrupt Priority



Bit No.	Label	el Function	
0	EMI	Controls the master (global) interrupt (1= enabled; 0= disabled)	
1	EEI0	Controls the external interrupt 0 (1= enabled; 0= disabled)	
2	EEI1	Controls the external interrupt 1 (1= enabled; 0= disabled)	
3	ET0I	ontrols the Timer/Event Counter 0 interrupt (1= enabled; 0= disabled)	
4	EIF0	xternal interrupt 0 request flag (1= active; 0= inactive)	
5	EIF1	External interrupt 1 request flag (1= active; 0= inactive)	
6	TOF	Internal Timer/Event Counter 0 request flag (1= active; 0= inactive)	
7	_	Unused bit, read as "0"	

INTC0 (0BH) Register

ww.DataSheet4U.con

Bit No.	Label	Function	
0	ERCOCI	Controls the external RC oscillation converter interrupt (1= enabled; 0= disabled)	
1	ET1I	Controls the Timer/Event Counter 1 interrupt (1= enabled; 0= disabled)	
2	EADI	Control the A/D converter interrupt (1= enabled; 0= disabled)	
3, 7		nused bit, read as "0"	
4	RCOCF	xternal RC oscillation converter request flag (1= active; 0= inactive)	
5	T1F	Internal Timer/Event Counter 1 request flag (1= active; 0= inactive)	
6	ADF	/D converter request flag (1= active; 0= inactive)	

INTC1 (1EH) Register

The Timer/Event Counter 0 interrupt request flag, T0F, external interrupt 1 request flag, EIF1, external interrupt 0 request flag, EIF0, enable Timer/Event Counter 0 interrupt bit, ET0I, enable external interrupt 1 bit, EEI1, enable external interrupt 0 bit, EEI0, and enable master interrupt bit, EMI, form the interrupt control register 0, INTC0, which is located at "0BH" in the RAM.


The Timer/Event Counter 1 interrupt request flag (T1F), external RC Oscillation Converter interrupt request flag (RCOCF), A/D converter request flag (ADF), enable Timer/Event Counter 1 interrupt bit (ET1I), enable external RC Oscillation Converter interrupt bit (ERCOCI) and enable A/D converter interrupt bit (EADI), form the interrupt control register 1 (INTC1) which is located at "1EH" in the RAM.

EMI, EEI0, EEI1, ET0I, ET1I, ERCOCI and EADI, are all used to control the enable/disable status of interrupts. These bits prevent the requested interrupt from being serviced. Once the interrupt request flags, EIF0, EIF1, T0F, T1F, RCOCF and ADF, are all set, they remain in the INTC1 or INTC0 registers respectively until the interrupts are serviced or cleared by a software instruction.

It is recommended that a program does not use the "CALL subroutine" within the interrupt subroutine. Interrupts often occur in an unpredictable manner or need to be serviced immediately in some applications. If only one stack is left and enabling the interrupt is not well controlled, the original control sequence may be damaged once the "CALL" is executed in the interrupt subroutine.

Oscillator Configuration

There are two oscillator circuits in the microcontroller.



System Oscillator

Both are designed for system clocks, namely the RC oscillator and the Crystal oscillator, the choice of which is determined by a configuration option. When the device enters the Power Down Mode, the system oscillator will stop running and will ignore external signals to conserve power.

If an RC oscillator is used, an external resistor between OSC1 and VDD is required to produce oscillation. The resistance must range from $24k\Omega$ to $1M\Omega$. The system clock, divided by 4, is available on OSC2, which can be used to synchronize external logic. The RC oscillator provides the most cost effective solution, however, the frequency of oscillation may vary with VDD, temperatures and the device itself due to process variations. It is, therefore, not suitable for timing sensitive operations where an accurate oscillator frequency is desired.



If the Crystal oscillator is used, a crystal across OSC1 and OSC2 is needed to provide the feedback and phase shift required for the oscillator. No other external components are required. Instead of a crystal, a resonator can also be connected between OSC1 and OSC2 to get a frequency reference, but two external capacitors connected between OSC1, OSC2 and ground are required, if the oscillator frequency is less than 1MHz.

The WDT oscillator is a free running on-chip RC oscillator which requires no external components. Even if the system enters the Power Down Mode, where the system clock is stopped, the WDT oscillator will continue to operate with a period of approximately $65\mu s$ at 5V. The WDT oscillator can be disabled by a configuration option to conserve power.

Watchdog Timer - WDT

The WDT clock can be sourced from its own dedicated internal oscillator (WDT oscillator), or from the or instruction clock, which is the system clock divided by 4. The choice is determined via a configuration option. The WDT timer is designed to prevent a software malfunction or sequence from jumping to an unknown location with unpredictable results. The Watchdog Timer can be disabled by a configuration option. If the Watchdog Timer is disabled, any executions related to the WDT result in no operation.

The WDT clock source is first divided by 256. If the internal WDT oscillator is used ,this gives a nominal time-out period of approximately 17ms at 5V. This time-out period may vary with temperatures, VDD and process variations. By using the WDT prescaler, longer time-out periods can be realised. Writing data to the WS2, WS1, WS0 bits in the WDTS register, can give different time-out periods. If WS2, WS1, and WS0 are all equal to 1, the division ratio will be 1:128, and the maximum time-out period will be 2.1s at 5V. If the internal WDT oscillator is disabled, the WDT clock may still come from the instruction clock and operate in the same manner except that in the Power Down state the WDT will stop counting and lose its protecting purpose. In this situation the logic can only be restarted by external logic. The high nibble and bit 3 of the WDTS can be used for user defined flags

If the device operates in a noisy environment, using the internal WDT oscillator is the recommended choice, since the HALT instruction will stop the system clock.

WS2	WS1	WS0	Division Ratio
0	0	0	1:1
0	0	1	1:2
0	1	0	1:4
0	1	1	1:8
1	0	0	1:16
1	0	1	1:32
1	1	0	1:64
1	1	1	1:128

HT45R38

WDTS (09H) Register


The WDT overflow under normal operation will generate a "chip reset" and set the status bit "TO". But in the Power Down mode, the overflow will generate a "warm reset", where only the Program Counter and SP are reset to zero. To clear the contents of the WDT, including the WDT prescaler, three methods can be used; an external reset (a low level to RES), a software instruction and a "HALT" instruction. The software instruction includes "CLR WDT" instruction and the instruction pair -"CLR WDT1" and "CLR WDT2". Of these two types of instruction, only one can be active depending on the configuration option - "CLR WDT times selection op tion". If the "CLR WDT" is selected, i.e. CLRWDT times equal one, any execution of the "CLR WDT" instruction will clear the WDT. In the case that "CLR WDT1" and "CLR WDT2" are chosen, i.e. CLRWDT times equal two, these two instructions must be executed to clear the WDT; otherwise, the WDT may reset the chip as a result of a time-out.

Power Down Operation – HALT

The Power Down mode is initialized by the "HALT" instruction and results in the following...

- The system oscillator will be turned off but the WDT oscillator keeps running, if the internal WDT oscillator has been selected as the WDT source clock.
- The contents of the on chip RAM and registers remain unchanged.
- The WDT and WDT prescaler will be cleared and will resume counting, if the internal WDT oscillator has been selected as the WDT source clock
- All of the I/O ports will maintain their original status.
- The PDF flag is set and the TO flag is cleared.

The system can leave the Power Down Mode by means of an external reset, an interrupt, an external falling



Watchdog Timer

edge signal on port A or a WDT overflow. An external reset causes a device initialisation and the WDT overflow performs a "warm reset". After the TO and PDF flags are examined, the reason for chip reset can be determined. The PDF flag is cleared by a system power-up or executing the "CLR WDT" instruction and is set when executing the "HALT" instruction. The TO flag is set if a WDT time-out occurs, and causes a wake-up that only resets the program counter and SP; the other registers maintain their their original status.

/w.DataSheet4U.com

The port A and interrupt methods of wake-up can be considered as a continuation of normal execution. Each bit in port A can be independently selected by configuration options to wake-up the device. When awakened from an I/O port stimulus, the program will resume execution at the next instruction. If it is awakened due to an interrupt, two sequences may happen. If the related interrupt is disabled or the interrupt is enabled but the stack is full, the program will resume execution at the next instruction. If the interrupt is enabled and the stack is not full, the regular interrupt response takes place. If an interrupt request flag is set to "1" before entering the Power Down mode, the wake-up function of the related interrupt will be disabled. Once a wake-up event occurs. it takes 1024 t_{SYS} (system clock periods) to resume normal operation. In other words, a dummy period will be inserted after wake-up. If the wake-up results from an interrupt acknowledgment, the actual interrupt subroutine execution will be delayed by one or more cycles. If the wake-up results in the next instruction execution, this will be executed immediately after the dummy period is finished.


To minimise power consumption, all the I/O pins should be carefully managed before entering the Power Down Mode.

Reset

There are three ways in which a reset can occur:

- RES reset during normal operation
- RES reset during HALT
- WDT time-out reset during normal operation

A WDT time-out, when the device is in the Power Down mode, is different from other device reset conditions, in



Reset Circuit

Note: "*" Make the length of the wiring, which is connected to the $\overline{\text{RES}}$ pin as short as possible, to avoid noise interference.

Rev. 1.00

that it can perform a "warm reset" that resets only the Program Counter and the SP, leaving the other circuits in their original state. Some registers remain unchanged during other reset conditions. Most registers are reset to their "initial condition" when the reset conditions are met. By examining the PDF and TO flags, the program can distinguish between the different device reset types.

то	PDF	RESET Conditions	
0	0	RES reset during power-up	
u	u	RES reset during normal operation	
0	1	RES wake-up HALT	
1	u	WDT time-out during normal operation	
1	1	WDT wake-up HALT	

Note: "u" means "unchanged"


To guarantee that the system oscillator is started and stabilised, the SST or System Start-up Timer, provides an extra-delay of 1024 system clock pulses when the system is reset (power-up, WDT time-out or RES reset) or when the system awakens from a Power Down state.


When a system reset occurs, the SST delay is added during the reset period. Any wake-up from HALT will enable the SST delay.

An extra option load time delay is added during a system reset (power-up, WDT time-out at normal mode or $\overline{\text{RES}}$ reset).

The functional unit device reset status are shown below.

Program Counter	000Н
Interrupt	Disable
Prescaler	Clear
WDT	Clear. After master reset, WDT begins counting
Timer/Event Counter	Off
Input/Output Ports	Input mode
Stack Pointer	Points to the top of the stack





December 13, 2006



The states of the registers is summarized in the table.

Register	Reset (Power-on)	WDT Time-out (Normal Operation)	RES Reset (Normal Operation)	RES Reset (HALT)	WDT Time-out (HALT)*
MP0	XXXX XXXX	นนนน นนนน	սսսս սսսս	uuuu uuuu	սսսս սսսս
MP1	XXXX XXXX	นนนน นนนน	นนนน นนนน	uuuu uuuu	นนนน นนนน
ACC	XXXX XXXX	นนนน นนนน	นนนน นนนน	uuuu uuuu	սսսս սսսս
Program Counter	000H	000H	000H	000H	000H
TBLP	XXXX XXXX	นนนน นนนน	սսսս սսսս	uuuu uuuu	սսսս սսսս
TBLH	-xxx xxxx	-นนน นนนน	-นนน นนนน	-uuu uuuu	-uuu uuuu
WDTS	0000 0111	0000 0111	0000 0111	0000 0111	นนนน นนนน
STATUS	00 xxxx	1u uuuu	uu uuuu	01 uuuu	11 uuuu
INTC0	-000 0000	-000 0000	-000 0000	-000 0000	-uuu uuuu
TMR0	XXXX XXXX	XXXX XXXX	XXXX XXXX	XXXX XXXX	นนนน นนนน
TMR0C	00-0 1000	00-0 1000	00-0 1000	00-0 1000	uu-u uuuu
TMR1	XXXX XXXX	xxxx xxxx	XXXX XXXX	XXXX XXXX	นนนน นนนน
TMR1C	00-0 1	00-0 1	00-0 1	00-0 1	uu-u u
PA	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน
PAC	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน
PB	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน
PBC	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน
PC	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน
PCC	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน
PE	1 1111	1 1111	1 1111	1 1111	u uuuu
PEC	1 1111	1 1111	1 1111	1 1111	u uuuu
PWM0	XXXX XXXX	XXXX XXXX	XXXX XXXX	XXXX XXXX	นนนน นนนน
PWM1	XXXX XXXX	XXXX XXXX	XXXX XXXX	XXXX XXXX	นนนน นนนน
ASCR	1 1111	1 1111	1 1111	1 1111	u uuuu
INTC1	-000 -000	-000 -000	-000 -000	-000 -000	-uuu -uuu
TMRAH	XXXX XXXX	XXXX XXXX	XXXX XXXX	XXXX XXXX	นนนน นนนน
TMRAL	XXXX XXXX	XXXX XXXX	XXXX XXXX	XXXX XXXX	นนนน นนนน
RCOCCR	0000 1	0000 1	0000 1	0000 1	uuuu u
TMRBH	XXXX XXXX	XXXX XXXX	XXXX XXXX	XXXX XXXX	นนนน นนนน
TMRBL	XXXX XXXX	XXXX XXXX	XXXX XXXX	XXXX XXXX	นนนน นนนน
RCOCR	1xxx00	1xxx00	1xxx00	1xxx00	uuuuuu
OPAC	XXXX XXXX	XXXX XXXX	XXXX XXXX	XXXX XXXX	นนนน นนนน
ADRL	xxxx	xxxx	xxxx	xxxx	uuuu
ADRH	XXXX XXXX	XXXX XXXX	XXXX XXXX	XXXX XXXX	นนนน นนนน
ADCR	0100 0000	0100 0000	0100 0000	0100 0000	นนนน นนนน
ACSR	00	00	00	00	uu

.DataSheet40.com

Note: "*" means "warm reset"

"u" means "unchanged"

"x" means "unknown"



Timer/Event Counter 0/1

Two timer/event counters are implemented in the microcontroller. Timer/Event Counter 0 is an 8-bit programmable count-up counter whose clock may come from an external source or from an internal clock source. This internal clock source is the system clock. Timer/Event Counter 1 is also an 8-bit programmable count-up counter whose clock may come from an external source or from an internal clock source. This internal clock source is the system clock, source is the system clock/4. Using an external clock input allows the user to count external events, measure time intervals or pulse widths. Using the internal clock allows an accurate time base to be generated.

ww.DataSheet4U.com


There are two registers related to Timer/Event Counter 0; TMR0 (0DH), TMR0C (0EH), and two registers related to Timer/Event Counter 1; TMR1(10H), TMR1C (11H). Writing to either Timer/Event Counter places a start value in the Timer/Event Counter 0/1 preload register while reading the Timer/Event Counter retrieves the contents of the Timer/Event Counter 0/1. The TMR0C and TMR1C registers are the Timer/Event Counter control register 0/1, which define the operating mode, the count enable or disable and the active edge type.

The T0M0/T1M0 and T0M1/T1M1 bits define the operation mode. The event count mode is used to count external events, which means that the clock source will come from the external timer pin, TMR0 or TMR1. The timer mode functions as a normal timer with the clock source coming from the internal system clock. The pulse width measurement mode can be used to measure the duration of a high or low level external signal on pin TMR0 or TMR1. The counting will be based on the internally selected clock source. In the event count or timer mode, the timer/event counter 0/1 starts counting at the current contents in the timer/event counter and ends at FFH. Once an overflow occurs, the counter is reloaded from the timer/event counter preload register, and generates an interrupt request flag, which is the T0F; bit 6 of INTC0, or the T1F; bit 5 of INTC1.

In the pulse width measurement mode with the values of the T0ON/T1ON and T0E/T1E bits equal to "1", after the TMR0 or TMR1 pin has received a low to high transient, or high to low if the T0E/T1E bit is "0", it will start counting until the TMR0 or TMR1 pin returns to its original level at which point it will reset the T0ON/T1ON bit.

The measured result remains in the timer/event counter even if the activated transient occurs again. In other words, only a single shot measurement can be made. Not until the T0ON/T1ON bit is set again, by the program, can another measurement be made. In this operation mode, the timer/event counter begins counting not according to the logic level but according to the transient edges. In the case of counter overflows, the counter is reloaded from the timer/event counter register and issues an interrupt request, as in the other two modes, i.e., event counter and timer modes.

To enable the counting operation, the Timer ON bit, T0ON; bit 4 of the TMR0C register or T1ON; bit 4 of the TMR1C register, should be set to 1. In the pulse width measurement mode, the T0ON/T1ON bit is automatically cleared after the measurement cycle is completed. But in the other two modes, the T0ON/T1ON bit can only be reset by instructions. The overflow of the Timer/Event Counter 0/1 is one of the wake-up sources. No matter what the operation mode is, writing a 0 to ET0I or ET1I disables the related interrupt servicing.





If the timer/event counter is not running, writing data to the timer/event counter preload register also reloads that data into the timer/event counter. But if the timer/event counter is already running, data written to the timer/event counter is kept only in the timer/event counter preload register. The timer/event counter will continue running until an overflow occurs and only then will the data be loaded into the timer/event counter. When the timer/event counter is read, the clock is blocked to avoid errors, and as this may results in a counting error, it should be taken into account by the programmer.

Bit0~bit2 of the TMR0C register can be used to define the timer/event counter clock division ratio. The definitions are as shown.

Bit No.	Label	Function		
0~2	T0PSC0~T0PSC2	To define the prescaler stages, T0PSC2, T0PSC1, T0PSC0= 000: $f_{INT}=f_{SYS}/2$ 001: $f_{INT}=f_{SYS}/2$ 010: $f_{INT}=f_{SYS}/4$ 011: $f_{INT}=f_{SYS}/8$ 100: $f_{INT}=f_{SYS}/16$ 101: $f_{INT}=f_{SYS}/32$ 110: $f_{INT}=f_{SYS}/64$ 111: $f_{INT}=f_{SYS}/128$		
3	T0E	To define the TMR0 active edge of the timer/event counter In event counter mode (T0M1, T0M0)= (0, 1) 0: count on rising edge; 1: count on falling edge In pulse width measurement mode (T0M1, T0M0)= (1, 1) 0: start counting on the falling edge, stop on the rising edge; 1: start counting on the rising edge, stop on the falling edge		
4	TOON	To enable or disable timer counting (0=disabled; 1=enabled)		
5		Unused bit, read as "0"		
6 7	T0M0 T0M1	To define the operating mode, T0M1, T0M0= 01=Event count mode (external clock) 10=Timer mode (internal clock) 11=Pulse width measurement mode 00=Unused		

TMR0C (0EH) Register

Bit No.	Label	Function
0~2, 5	—	Unused bit, read as "0"
3	T1E	To define the TMR0 active edge of the timer/event counter In event counter mode (T1M1, T1M0)= (0, 1) 0: count on rising edge; 1: count on falling edge In pulse width measurement mode (T1M1, T1M0)= (1, 1) 0: start counting on the falling edge, stop on the rising edge; 1: start counting on the rising edge, stop on the falling edge
4	T1ON	To enable or disable timer counting (0=disabled; 1=enabled)
6 7	T1M0 T1M1	To define the operating mode, T0M1, T0M0= 01=Event count mode (external clock) 10=Timer mode (internal clock) 11=Pulse width measurement mode 00=Unused

TMR1C (11H) Register



External RC Oscillation Converter

An external RC oscillation mode is implemented in the device. The RC oscillation converter contains two 16-bit programmable count-up counters and the Timer A clock source may come from the system clock or system clock/4. The timer B clock source may come from the external RC oscillator.

The RC oscillation converter is comprised of the TMRAL, TMRAH, TMRBL, TMRBH registers when the RCO bit, bit 1 of RCOCR register, is "1". The RC oscillation converter Timer B clock source may come from an external RC oscillator. The Timer A clock source comes from the system clock or from the system clock/4, determined by the RCOCCR register.


There are six registers related to the RC oscillation converter, i.e., TMRAH, TMRAL, RCOCCR, TMRBH, TMRBL and RCOCR. The internal timer clock is the input to TMRAH and TMRAL, the external RC oscillation is the input to TMRBH and TMRBL. The OVB bit, bit 0 of RCOCR register, decides whether Timer A overflows or Timer B overflows, then the RCOCF bit is set and an external RC oscillation converter interrupt occurs. When the RC oscillation converter mode Timer A or Timer B overflows, the RCOCON bit is reset to "0" and stops counting. Writing to TMRAH/TMRBH places the start value in Timer A/Timer B while reading TMRAH/TMRBH obtains the contents of Timer A/Timer B. Writing to TMRAL/TMRBL only writes the data into a low byte buffer. However writing to TMRAH/TMRBH will write the

Bit No.	Label	Function
0~2		Unused bit, read as "0"
3		Undefined bit, this bit can read/write
4	RCOCON	To enable or disable external RC oscillation converter counting (0= disabled; 1= enabled)
5 6 7	RCOM0 RCOM1 RCOM2	To define the Timer A clock source, RCOM2, RCOM1, RCOM0= 000= System clock 001= System clock/4 010= Unused 011= Unused 100= Unused 101= Unused 110= Unused 111= Unused

RCOCCR (22H) Register

Bit No.	Label	Function	
0	OVB	In the RC oscillation converter mode, this bit is used to define the timer/event counter interrupt, which comes from Timer A overflow or Timer B overflow. (0= Timer A overflow; 1= Timer B overflow)	
1	RCO	Define 16 timer/event counter mode or RC oscillation converter mode. (0= Disable RC oscillation converter mode; 1= Enable RC oscillation converter mode)	
2~3	— Unused bit, read as "0"		
4~7	RW	V 4-bit read/write registers for user defined.	

RCOCR (25H) Register



External RC Oscillation Converter



data and the contents of the low byte buffer into the Timer A/Timer B (16-bit) simultaneously. Timer A/Timer B is changed by writing to TMRAH/TMRBH but writing to TMRAL/TMRBL will keep the Timer A/Timer B unchanged.

Reading TMRAH/TMRBH will also latch the TMRAL/TMRBL into the low byte buffer to avoid the false timing problem. Reading TMRAL/TMRBL returns the contents of the low byte buffer. In other word, the low byte of Timer A/Timer B can not be read directly. It must read the TMRAH/TMRBH first to ensure that the low byte contents of Timer A/Timer B are latched into the buffer. The resistor and capacitor form an oscillation circuit and input to TMRBH and TMRBL. The RCOM0, RCOM1 and RCOM2 bits of RCOCCR define the clock source of Timer A. It is recommended that the clock source of Timer A uses the system clock or the instruction clock.

If the RCOCON bit, bit 4 of RCOCCR, is set to "1", Timer A and Timer B will start counting until Timer A or Timer B overflows, the timer/event counter will then generate an interrupt request flag which is RCOCF; bit 4 of INTC1. The Timer A and Timer B will stop counting and will reset the RCOCON bit to "0" at the same time. If the RCOCON bit is "1", TMRAH, TMRAL, TMRBH and TMRBL cannot be read or written.

w DataSheet/III.com

External RC oscillation converter m clr RCOCCR	ode example program - Timer A overflow:
mov a, 00000010b mov RCOCR,a	; Enable External RC oscillation mode and set Timer A overflow
clr intc1.4	; Clear External RC Oscillation Converter interrupt request flag
mov a, low (65536-1000)	; Give timer A initial value
mov tmral, a	; Timer A count 1000 time and then overflow
mov a, high (65536-1000)	
mov tmrah, a	
mov a, 00h	; Give timer B initial value
mov tmrbl, a	
mov a, 00h	
mov tmrbh, a	
mov a, 00110000b	; Timer A clock source=f _{SYS} /4 and timer on
mov RCOCCR, a	
p10:	
clr wdt	
snz intc1.4	; Polling External RC Oscillation Converter interrupt request flag
jmp p10	
clr intc1.4	; Clear External RC Oscillation Converter interrupt request flag ; Program continue




Analog Switch

There are 12 analog switch lines in the microcontroller for RC1~RC12, and a corresponding Analog Switch control register, which is mapped to the data memory of "1CH".

Bit No.	Label	Function
0~4	ASON	Defines the analog switch for RC1~RC12 which is on. ASON= 00000b= Analog switch 1 on, other analog switch off 00001b= Analog switch 2 on, other analog switch off 00010b= Analog switch 3 on, other analog switch off 00011b= Analog switch 4 on, other analog switch off 00100b= Analog switch 5 on, other analog switch off 00101b= Analog switch 6 on, other analog switch off 00101b= Analog switch 6 on, other analog switch off 00110b= Analog switch 7 on, other analog switch off 00111b= Analog switch 8 on, other analog switch off 01000b= Analog switch 9 on, other analog switch off 01001b= Analog switch 9 on, other analog switch off 01001b= Analog switch 10 on, other analog switch off 01010b= Analog switch 11 on, other analog switch off 01011b= Analog switch 12 on, other analog switch off 01101b= All analog switch off 01101b= All analog switch off 01111b= All analog switch off 1111b= All analog switch off 1111b= All analog switch off
5~7	—	Unused bit, read as "0"

ASCR (1CH) Register



Analog Switch



Input/Output Ports

There are 29 bidirectional input/output lines in the microcontroller, labeled as PA, PB, PC and PE, which are mapped to the data memory at [12H], [14H], [16H] and [18H] respectively. All of these I/O ports can be used for input and output operations. For input operation, these ports are non-latching, that is, the inputs must be ready at the T2 rising edge of instruction "MOV A,[m]" (m=12H, 14H, 16H or 18H). For output operation, all the data is latched and remains unchanged until the output latch is rewritten.

ww.DataSheet4U.com

Each I/O line has its own control register, known as PAC, PBC, PCC and PEC, to control the input/output configuration. With this control register, a CMOS output or schmitt trigger input with or without pull-high resistor structures can be reconfigured dynamically, i.e. on-the-fly, under software control. To function as an input, the corresponding latch of the control register must written with a "1". The input source also depends on the control register. If the control register bit is "1", the input will read the pad state. If the control register bit is "0", the contents of the latches will move to the internal bus. The latter is possible in the "read-modify-write" instruction.

For an output function, CMOS is the only configuration. These control registers are mapped to locations 13H, 15H, 17H and 19H. After a chip reset, the port control registers will default to a high state, which is an input condition. They may be floating or be pulled high if pull-high resistors are connected. Each bit of these input/output latches can be set or cleared by "SET [m].i" and "CLR [m].i" (m=12H, 14H, 16H or 18H) instructions. Some instructions first input data and then follow the output operations. For example, "SET [m].i", "CLR [m].i", "CPL [m]", "CPLA [m]" read the entire port states into the CPU, execute the defined operations (bit-operation), and then write the results back to the latches or the accumulator.

Each line of port A has the capability of waking-up the device. The highest bits, 5,6 and 7, of port E are not physically implemented; on reading them a "0" is returned whereas writing to them results in no operation. Each I/O line has a pull-high configuration option. It should be noted that an input line without a connected pull-high resistor will be in a floating state.


PA0, PA1, PA3, PA4, PA5 and PA6 are pin-shared with PWM0, PWM1, INT0, INT1, TMR0 and TMR1 pins, respectively.

The PE port can also be used as A/D converter inputs. The A/D function will be described later.

The PWM outputs are shared with pins PA0/PA1. If the PWM function is enabled, the PWM0/PWM1 signals will appear on PA0/PA1. Note that PA0/PA1 must be setup as outputs for the PWM output to function. The I/O functions of PA0/PA1 are as shown.

I/O Mode	l/P	O/P	l/P	O/P
	(Normal)	(Normal)	(PWM)	(PWM)
PA0	Logical	Logical	Logical	PWM0
PA1	Input	Output	Input	PWM1

It is recommended that unused or not bonded out I/O lines should be set as output pins by software instruction to avoid consuming power under input floating state.



Input/Output Ports



Pulse Width Modulator

Each device contains a dual channel internal PWM function. Useful for such applications such as motor speed control, the PWM function provides outputs with a fixed frequency but with a duty cycle that can be varied by placing particular values into the corresponding PWM register.

A single register, located in the Data Memory is assigned to each of the two PWM outputs. These registers assume the names PWM0 and PWM1. It is here that the 8-bit value, which represents the overall duty cycle of one modulation cycle of the output waveform, should be placed. To increase the PWM modulation frequency, each modulation cycle is modulated into two or four individual modulation sub-sections, known as the 7+1 mode or 6+2 mode respectively. Each device can choose which mode to use by selecting the appropriate configuration option. When a mode configuration option is chosen, it applies to both of the PWM outputs on the device. Note that when using the PWM it is only necessary to write the required value into the appropriate PWM register and select the required mode configuration option, the subdivision of the waveform into its sub-modulation cycles is done automatically within the microcontroller hardware.

The PWM clock source is the system clock $f_{\mbox{\scriptsize SYS}}.$

PWM Mode	WM Mode Output Pin	
6+2 or 7+1	PA0	PWM0
6+2 or 7+1	PA1	PWM1

PWM Function Table

This method of dividing the original modulation cycle into a further 2 or 4 sub-cycles enables the generation of higher PWM frequencies, which allow a wider range of applications to be served. As long as the periods of the generated PWM pulses are less than the time constants of the load, the PWM output will be suitable as such long time constant loads will average out the pulses of the PWM output. The difference between what is known as the PWM cycle frequency and the PWM modulation frequency should be understood. As the PWM clock is the system clock, $f_{\rm SYS}$, and as the PWM value is 8-bits wide, the overall PWM cycle frequency is $f_{\rm SYS}/256$. However, when in the 7+1 mode of operation the PWM modulation frequency will be $f_{\rm SYS}/128$, while the PWM modulation frequency for the 6+2 mode of operation will be $f_{\rm SYS}/64$.

PWM Modulation Fre-	PWM Cycle	PWM Cycle	
quency	Frequency	Duty	
$f_{SYS}/64$ for (6+2) bits mode $f_{SYS}/128$ for (7+1) bits mode	f _{SYS} /256	[PWM]/256	

• 6+2 PWM Mode


Each full PWM cycle, as it is controlled by an 8-bit PWM register, has 256 clock periods. However, in the 6+2 PWM Mode, each PWM cycle is subdivided into four individual sub-cycles known as modulation cycle 0 ~ modulation cycle 3, denoted as "i" in the table. Each one of these four sub-cycles contains 64 clock cycles. In this mode, a modulation frequency increase by a factor of four is achieved. The 8-bit PWM register value, which represents the overall duty cycle of the PWM waveform, is divided into two groups. The first group which consists of bit2~bit7 is denoted here as the DC value. The second group which consists of bit0~bit1 is known as the AC value. In the 6+2 PWM mode, the duty cycle value of each of the four modulation sub-cycles is shown in the following table.

Parameter	AC (0~3)	DC (Duty Cycle)	
Modulation cycle i (i=0~3)	i <ac< td=""><td>DC 1 64</td></ac<>	DC 1 64	
	i≥AC	DC 64	

6+2 Mode Modulation Cycle Values



The following diagram illustrates the waveforms associated with the 6+2 mode of PWM operation. It is important to note how the single PWM cycle is subdivided into 4 individual modulation cycles, numbered from 0~3 and how the AC value is related to the PWM value.



• 7+1 PWM Mode


Each full PWM cycle, as it is controlled by an 8-bit PWM register has 256 clock periods. However, in the 7+1 PWM mode, each PWM cycle is subdivided into two individual sub-cycles, known as modulation cycle 0 and modulation cycle 1, denoted as "i" in the table. Each one of these two sub-cycles contains 128 clock cycles. In this mode, a modulation frequency increase by a factor of two is achieved. The 8-bit PWM register value, which represents the overall duty cycle of the PWM waveform, is divided into two groups. The first group which consists of bit1~bit7 is denoted here as the DC value. The second group which consists of bit0 is known as the AC value. In the 7+1 PWM mode, the duty cycle value of each of the two modulation sub-cycles is shown in the following table.


Parameter	AC (0~1)	DC (Duty Cycle)
Modulation cycle i (i=0~1)	i <ac< td=""><td>DC 1 128</td></ac<>	DC 1 128
	i≥AC	DC 128

7+1 Mode Modulation Cycle Values



The following diagram illustrates the waveforms associated with the 7+1 mode of PWM operation. It is important to note how the single PWM cycle is subdivided into 2 individual modulation cycles, numbered 0 and 1 and how the AC value is related to the PWM value.





• PWM Output Control

The PWM outputs are pin-shared with the Port A I/O pins. To operate as PWM outputs and not as I/O pins, the correct PWM configuration options must be selected. A "0" must also be written to the corresponding bits in the I/O port control register PAC to ensure that the required PWM output pins are setup as outputs. After these two initial steps have been carried out, and of course after the required PWM value has been written into the PWM register, writing a "1" to the corresponding bit in the PA output data register will enable

the PWM data to appear on the pin. Writing a "0" to the corresponding bit in the PA output data register will disable the PWM output function and force the output low. In this way, the Port A data output register can be used as an on/off control for the PWM function. Note that if the configuration options have selected the PWM function, but a "1" has been written to its corresponding bit in the PAC control register to configure the pin as an input, then the pin can still function as a normal input line, with pull-high resistor configuration options.

Rev 1.00	24
clr pa.1	; disable PWM1 output – PA.1 will remain low
clr pa.0	; disable PWM0 output – PA.0 will remain low
mov pwm1,a	
mov a,65h	; PWM1=101D=65H
set pa.1	; PA.1=1; enable pin "PA1/PWM1" to be the PWM channel 1
mov pwm0,a	
*	
mov a,64h	: PWM0=100D=64H
set pa.0	; PA.0=1; enable pin "PA0/PWM0" to be the PWM channel 0
clr PAC.1	; set pin PA1 as output
clr PAC.0	; set pin PA0 as output



A/D Converter

The 5 channels 12-bit resolution A/D converter are implemented in this microcontroller.

The A/D converter contains 4 special registers which are; ADRL (28H), ADRH (29H), ADCR (2AH) and ACSR (2BH). The ADRH and ADRL are A/D result register higher-order byte and lower-order byte and are read-only. After the A/D conversion is completed, the ADRH and ADRL should be read to get the conversion result data. The ADCR is an A/D converter control register, which defines the A/D channel number, analog channel select, start A/D conversion control bit and the end of A/D conversion flag. If the users want to start an

ww.DataSheet4U.com

A/D conversion had, in the users want to start an A/D conversion, define PE configuration, select the converted analog channel, and give START bit a raising edge and falling edge $(0\rightarrow 1\rightarrow 0)$. At the end of A/D conversion, the EOCB bit is cleared and an A/D converter interrupt occurs (if the A/D converter interrupt is enabled). The ACSR is A/D clock setting register, which is used to select the A/D clock source.

The A/D converter control register is used to control the A/D converter. The bit2~bit0 of the are used to select an analog input channel. There are a total of five channels to select. The bit5~bit3 of the ADCR are used to set PE configurations. PE can be an analog input or as digital I/O line determined by these 3 bits. Once a PE line is se-

lected as an analog input, the I/O functions and pull-high resistor of this I/O line are disabled and the A/D converter circuit is powered on. The EOCB bit (bit6 of the ADCR) is end of A/D conversion flag. Check this bit to know when the A/D conversion is completed.

The START bit of the ADCR is used to begin the conversion of the A/D converter. Giving START bit a rising edge and falling edge means that the A/D conversion has started. In order to ensure that the A/D conversion is completed, the START should remain at "0" until the EOCB is cleared to "0" (end of A/D conversion). Bit1 and bit0 of the ACSR register are used to select the A/D clock source.

When the A/D conversion has completed, the A/D interrupt request flag will be set. The EOCB bit is set to "1" when the START bit is set from "0" to "1".

Important Note for A/D initialisation:

Special care must be taken to initialise the A/D converter each time the Port E A/D channel selection bits are modified, otherwise the EOCB flag may be in an undefined condition. An A/D initialisation is implemented by setting the START bit high and then clearing it to zero within 10 instruction cycles of the Port E channel selection bits being modified. Note that if the Port E channel selection bits are all cleared to zero then an A/D initialisation is not required.

Bit No.	Label	Function
0 1	ADCS0 ADCS1	Selects the A/D converter clock source 00= system clock/2 01= system clock/8 10= system clock/32 11= undefined
2~7		Unused bit, read as "0"

ACSR (2BH) Register

Bit No.	Label	Function
0 1 2	ACS0 ACS1 ACS2	Defines the analog channel select
3 4 5	PCR0 PCR1 PCR2	Defines the port E configuration select. If PCR0, PCR1 and PCR2 are all zero, the ADC cir- cuit is powered off to reduce power consumption
6	EOCB	Indicates end of A/D conversion. (0= end of A/D conversion) Each time bits 3~5 change state the A/D should be initialised by issuing a START signal, otherwise the EOCB flag may have an undefined condition. See "Important note for A/D in- itialisation".
7	START	Starts the A/D conversion. $0\rightarrow 1\rightarrow 0=$ Start $0\rightarrow 1=$ Reset A/D converter and set EOCB to "1".

ADCR (2AH) Register



ACS2	ACS1	ACS0	Analog Channel
0	0	0	AN0
0	0	1	AN1
0	1	0	AN2
0	1	1	AN3
1	0	0	AN4
1	0	1	*
1	1	0	*
1	1	1	*

ww.DataSheet4U.com

Analog Input Channel Selection


Note: * undefined, cannot be used

Register	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
ADRL (20H)	D3	D2	D1	D0	0	0	0	0
ADRH (21H)	D11	D10	D9	D8	D7	D6	D5	D4

Note: D0~D11 is A/D conversion result data bit LSB~MSB.

PCR2	PCR1	PCR0	4	3	2	1	0
0	0	0	PE4	PE3	PE2	PE1	PE0
0	0	1	PE4	PE3	PE2	PE1	AN0
0	1	0	PE4	PE3	PE2	AN1	AN0
0	1	1	PE4	PE3	AN2	AN1	AN0
1	0	0	PE4	AN3	AN2	AN1	AN0
1	0	1	AN4	AN3	AN2	AN1	AN0
1	1	0					
1	1	1	Undefined, cannot be used				

Port E Configuration



Rev. 1.00



The following two programming examples illustrate how to setup and implement an A/D conversion. In the first example, the method of polling the EOCB bit in the ADCR register is used to detect when the conversion cycle is complete, whereas in the second example, the A/D interrupt is used to determine when the conversion is complete.

Example: using EOCB Polling Method to detect end of conversion

	clr mov	EADI a,00000001B	; disable ADC interrupt
	mov	ACSR,a	; setup the ACSR register to select $f_{SYS}/8$ as the A/D clock
	mov	a,00100000B	; setup ADCR register to configure Port PE0~PE3 as A/D inputs
	mov	ADCR,a :	; and select AN0 to be connected to the A/D converter
		:	; As the Port E channel bits have changed the following START ; signal (0-1-0) must be issued within 10 instruction cycles
	Start conv		
Sheet4U.com	clr	START	
	set	START	; reset A/D
	clr	START	; start A/D
	Polling_EC	DC:	
	SZ	EOCB	; poll the ADCR register EOCB bit to detect end of A/D conversion
	jmp	polling_EOC	; continue polling
	mov	a,ADRH	; read conversion result high byte value from the ADRH register
	mov	adrh_buffer,a	; save result to user defined memory
	mov mov	a,ADRL adrl_buffer,a	; read conversion result low byte value from the ADRL register ; save result to user defined memory
	mov	:	, save result to user defined memory
		:	
	jmp	Start_conversion	; start next A/D conversion
	Example: ι	using Interrupt Method to	detect end of conversion
	clr	EADI	; disable ADC interrupt
	mov	a,00000001B	
	mov	ACSR,a	; setup the ACSR register to select $f_{\mbox{\scriptsize SYS}}/8$ as the A/D clock
	mov	a,00100000B	; setup ADCR register to configure Port PE0~PE3 as A/D inputs
	mov	ADCR,a	; and select AN0 to be connected to the A/D converter
		:	; As the Port E channel bits have changed the following START
			; signal (0-1-0) must be issued within 10 instruction cycles
	Ctart car	:	
	Start_conv clr		
	set	START START	; reset A/D
	clr	START	; start A/D
	clr	ADF	; clear ADC interrupt request flag
	set	EADI	; enable ADC interrupt
	set	EMI	; enable global interrupt
		:	
		:	
		:	
	; ADC inter ADC_ISR:	rrupt service routine	
	mov	acc_stack,a	; save ACC to user defined memory
	mov	a,STATUS	
	mov	status_stack,a	; save STATUS to user defined memory
	mov	a,ADRH	; read conversion result high byte value from the ADRH register
	mov	adrh_buffer,a	; save result to user defined register
	mov	a,ADRL	; read conversion result low byte value from the ADRL register
	mov	adrl_buffer,a	; save result to user defined register
	clr	START	A margade A /D
	set	START	; reset A/D
	clr	START	; start A/D
		•	



EXIT_INT_ISR:

mov	a,status_stack
mov	STATUS,a
mov reti	a,acc_stack

; restore STATUS from user defined memory

; restore ACC from user defined memory

OP Amplifier

Г


The device contains an internal Operational Amplifier, which can be used for amplification purposes. The OPA can be disabled or enabled under software control and by the OPA configuration option.

	OPA Configuration Option	OPAEN Register	PCR2~PCR0 Register	Function
aSheet4U.com			000B	PE0/AN0/OPO is digital input pin, OPA is disabled.
	Frable	0	001B 010B 011B 100B 101B	PE0/AN0/OPO is ADC channel 0 input pin, OPA is disabled.
	Enable		000B	PE0/AN0/OPO is OPA output pin, OPA is enabled.
		1	001B 010B 011B 100B 101B	PE0/AN0/OPO is OPA output pin and OPA output signal is input to ADC channel 0, OPA is enabled.
			000B	PE0/AN0/OPO is digital input/output pin, OPA is disabled.
	Disable*	0, 1	001B 010B 011B 100B 101B	PE0/AN0/OPO is ADC channel 0 input pin, OPA is disabled.

Note: "*" If the OPA configuration option is disabled, the OPAEN (bit 7 of OPAC) must not be set an unknown value will be read.

Bit No.	Label	Function
0~3	AOF0~AOF3	Operational amplifier input offset voltage cancellation control bits
4	ARS	Operational amplifier input offset voltage cancellation reference selection bit 1/0: select OPP/OPN as the reference input
5	AOFM	Input offset voltage cancellation mode and operational amplifier mode selection 1/0: input offset voltage cancellation mode/operational amplifier mode
6	OPAOP	Operational amplifier output; positive logic. This bit is read only.
7	OPAEN	Operational amplifier enable/disable (1/0)

OPAC Register (Operational Amplifier Control Register)




OPA Block Diagram



The OPA allows its input voltage offset to be adjusted by using common mode inputs to calibrate the offset.

The calibration steps are as following:



Note: Set AOFM=1 to offset cancellation mode – S3 is closed Set ARS to select which input pin is the reference voltage – S1 or S2 closed

Adjust AOF0~AOF3 until the output status has changed.

V.DataSheet40.com


Set AOFM=0 to normalise the OPA mode

Low Voltage Reset – LVR


The microcontroller provides low voltage reset circuit in order to monitor the supply voltage of the device. If the supply voltage of the device is within the range $0.9V \sim V_{LVR}$, such as when changing a battery, the LVR will automatically reset the device internally.

The LVR includes the following specifications:

- The low voltage (0.9V~V_{LVR}) has to remain in its original state for longer than t_{LVR} . If the low voltage state does not exceed t_{LVR} , the LVR will ignore it and will not perform a reset function.
- The LVR uses an "OR" function with the external RES signal to perform a chip reset.



Note: V_{OPR} is the voltage range for proper chip operation at 4MHz system clock.



Low Voltage Reset

- Note: *1: To make sure that the system oscillator has stabilized, the SST provides an extra delay of 1024 system clock pulses before starting the normal operation.
 - *2: Since low voltage has to be maintained its original state for longer than t_{LVR} , therefore a t_{LVR} delay enters the reset mode.



Options


The following table shows all kinds of options in the microcontroller. All of the options must be defined to ensure proper system functioning.

No.	Function	Description
1	Wake up PA0~PA7 (bit option)	None wake-up or wake-up
2	Pull high PA0~PA7 (bit option)	None pull-high or pull-high
3	Pull high PE0~PE4 (bit option)	None pull-high or pull-high
4	Pull high PB0~PB7 (port option)	None pull-high or pull-high
5	Pull high PC0~PC7 (port option)	None pull-high or pull-high
6	OPA function	Enable or disable
7	WDT clock source	WDTOSC or f _{SYS} /4
8	WDT	Enable or disable
9	CLRWDT	1 or 2 instructions
10	LVR	Enable or disable
11	OSC	X'tal mode or RC mode
12	INT0 trigger edge	Disable, rising edge, falling edge or double edge
13	INT1 trigger edge	Disable, rising edge, falling edge or double edge
14	PWM0 output	Enable or disable
15	PWM1 output	Enable or disable
16	PWM mode	6+2 mode or 7+1 mode

vw.DataSheet4U.com



Application Circuits



31

OSC Circuit


Rev. 1.00

HT45R38

December 13, 2006



C to F Application Circuit 2



The following table shows the C1, C2 and R1 values corresponding to the different crystal values. (For reference only)

Crystal or Resonator	C1, C2	R1
4MHz Crystal	10pF	12kΩ
8MHz Crystal	10pF	4.3kΩ
4MHz Resonator	10pF	10kΩ
8MHz Resonator	10pF	4.7kΩ
3.58MHz Crystal	10pF	12kΩ
3.58MHz Resonator	25pF	10kΩ
2MHz Crystal	25pF	15kΩ
2MHz Resonator	35pF	15kΩ
1MHz Crystal	68pF	15kΩ
480kHz Resonator	300pF	12kΩ
455kHz Resonator	300pF	12kΩ
429kHz Resonator	300pF	1 2 kΩ
400kHz Resonator	300pF	12kΩ

Such a low voltage, as mentioned here, is one which is less than the lowest value of the MCU operating voltage. Note however that if the LVR is enabled then R1 can be removed.

Note: The resistance and capacitance for the reset circuit should be designed in such a way as to ensure that the VDD is stable and remains within a valid operating voltage range before bringing RES high.

"*" Make the length of the wiring, which is connected to the $\overline{\text{RES}}$ pin as short as possible, to avoid noise interference.

The "*R" resistance and "*C" capacitance should be consideration for the frequency of RC OSC.

 R_{sensor} 1~ R_{sensor} 12 are the resistance sensors.

 $C_{\mbox{sensor}}1\mbox{-}C_{\mbox{sensor}}1\mbox{2}$ are the capacitance sensors.

Rev. 1.00



Instruction Set Summary

Mnemonic	Description	Instruction Cycle	Flag Affected
Arithmetic			
ADD A,[m] ADD A,[m] ADD A,x ADC A,[m] ADCM A,[m] SUB A,x SUB A,[m] SUBM A,[m] SBC A,[m] SBC A,[m] DAA [m]	Add data memory to ACC Add ACC to data memory Add immediate data to ACC Add data memory to ACC with carry Add ACC to data memory with carry Subtract immediate data from ACC Subtract data memory from ACC Subtract data memory from ACC with result in data memory Subtract data memory from ACC with carry Subtract data memory from ACC with carry Subtract data memory from ACC with carry Decimal adjust ACC for addition with result in data memory	$\begin{array}{c} 1 \\ 1^{(1)} \\ 1 \\ 1^{(1)} \\ 1 \\ 1^{(1)} \\ 1 \\ 1^{(1)} \\ 1 \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \end{array}$	Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV C
Logic Operati	on		
AND A,[m] OR A,[m] XOR A,[m] ORM A,[m] XORM A,[m] XORM A,[m] AND A,x OR A,x XOR A,x CPL [m] CPLA [m]	AND data memory to ACC OR data memory to ACC Exclusive-OR data memory to ACC AND ACC to data memory OR ACC to data memory Exclusive-OR ACC to data memory AND immediate data to ACC OR immediate data to ACC Exclusive-OR immediate data to ACC Complement data memory Complement data memory with result in ACC	$ \begin{array}{c} 1\\ 1\\ 1\\ 1^{(1)}\\ 1^{(1)}\\ 1\\ 1\\ 1\\ 1\\ 1\\ 1\\ 1\\ 1\\ 1\\ 1\\ 1\\ 1\\ 1\\$	Z Z Z Z Z Z Z Z Z Z Z
Increment & D			
INCA [m] INC [m] DECA [m] DEC [m]	Increment data memory with result in ACC Increment data memory Decrement data memory with result in ACC Decrement data memory	1 1 ⁽¹⁾ 1 1 ⁽¹⁾	Z Z Z Z
Rotate			
RRA [m] RR [m] RRCA [m] RRC [m] RLA [m] RLCA [m] RLCA [m]	Rotate data memory right with result in ACC Rotate data memory right Rotate data memory right through carry with result in ACC Rotate data memory right through carry Rotate data memory left with result in ACC Rotate data memory left Rotate data memory left Rotate data memory left through carry with result in ACC Rotate data memory left through carry	$ \begin{array}{c} 1\\ 1^{(1)}\\ 1\\ 1^{(1)}\\ 1\\ 1^{(1)}\\ 1\\ 1^{(1)}\\ 1\\ 1^{(1)} \end{array} $	None C C None None C C
Data Move		1	
MOV A,[m] MOV [m],A MOV A,x	Move data memory to ACC Move ACC to data memory Move immediate data to ACC	1 1 ⁽¹⁾ 1	None None None
Bit Operation		(4)	
CLR [m].i SET [m].i	Clear bit of data memory Set bit of data memory	1 ⁽¹⁾ 1 ⁽¹⁾	None None

33



Mnemonic	Description	Instruction Cycle	Flag Affected
Branch			
JMP addr	Jump unconditionally	2	None
SZ [m]	Skip if data memory is zero	1 ⁽²⁾	None
SZA [m]	Skip if data memory is zero with data movement to ACC	1 ⁽²⁾	None
SZ [m].i	Skip if bit i of data memory is zero	1 ⁽²⁾	None
SNZ [m].i	Skip if bit i of data memory is not zero	1 ⁽²⁾	None
SIZ [m]	Skip if increment data memory is zero	1 ⁽³⁾	None
SDZ [m]	Skip if decrement data memory is zero	1 ⁽³⁾	None
SIZA [m]	Skip if increment data memory is zero with result in ACC	1 ⁽²⁾	None
SDZA [m]	Skip if decrement data memory is zero with result in ACC	1 ⁽²⁾	None
CALL addr	Subroutine call	2	None
RET	Return from subroutine	2	None
RET A,x	Return from subroutine and load immediate data to ACC	2	None
RETI	Return from interrupt	2	None
Table Read			
TABRDC [m]	Read ROM code (current page) to data memory and TBLH	2 ⁽¹⁾	None
TABRDL [m]	Read ROM code (last page) to data memory and TBLH	2 ⁽¹⁾	None
Miscellaneou	S		
NOP	No operation	1	None
CLR [m]	Clear data memory	1 ⁽¹⁾	None
SET [m]	Set data memory	1 ⁽¹⁾	None
CLR WDT	Clear Watchdog Timer	1	TO,PDF
CLR WDT1	Pre-clear Watchdog Timer	1	TO ⁽⁴⁾ ,PDF ⁽⁴⁾
CLR WDT2	Pre-clear Watchdog Timer	1	TO ⁽⁴⁾ ,PDF ⁽⁴⁾
SWAP [m]	Swap nibbles of data memory	1 ⁽¹⁾	None
SWAPA [m]	Swap nibbles of data memory with result in ACC	1	None
HALT	Enter Power Down Mode	1	TO,PDF

Note: x: Immediate data

m: Data memory address

A: Accumulator

i: 0~7 number of bits

addr: Program memory address

 \checkmark : Flag is affected

-: Flag is not affected

⁽¹⁾: If a loading to the PCL register occurs, the execution cycle of instructions will be delayed for one more cycle (four system clocks).

⁽²⁾: If a skipping to the next instruction occurs, the execution cycle of instructions will be delayed for one more cycle (four system clocks). Otherwise the original instruction cycle is unchanged.

(3): (1) and (2)

⁽⁴⁾: The flags may be affected by the execution status. If the Watchdog Timer is cleared by executing the "CLR WDT1" or "CLR WDT2" instruction, the TO and PDF are cleared. Otherwise the TO and PDF flags remain unchanged.



Instruction Definition

ADC A,[m]	Add data	memory a	nd carry to	the accu	mulator			
Description	The conte multaneou						the carry flag	g are ad
Operation	$ACC \leftarrow A$	CC+[m]+C	;					
Affected flag(s)								
	ТО	PDF	OV	Z	AC	С		
				\checkmark	\checkmark	\checkmark		
ADCM A,[m]	Add the a	ccumulato	r and carr	/ to data r	nemory			
Description						nulator and ata memor	the carry flag	g are ao
Operation	$[m] \leftarrow AC$	C+[m]+C						
Affected flag(s)								
	ТО	PDF	OV	Z	AC	С		
			\checkmark	\checkmark	\checkmark	\checkmark		
ADD A,[m]	Add data	memory to	the accur	nulator				
Description	The conte stored in t			data mem	ory and th	e accumul	ator are adde	d. The
	310100 1111	ne accum	ulator.					
Operation	ACC \leftarrow A		ulator.					
Operation Affected flag(s)			ulator.					
			OV	Z	AC	С		
		CC+[m]		Z √	AC √	C √		
		CC+[m] PDF —	OV √	\checkmark	1			
Affected flag(s)	ACC ← A	CC+[m] PDF diate data	OV √ to the acc	√ cumulator	\checkmark	\checkmark	ded, leaving t	heresi
Affected flag(s)	ACC ← A TO — Add imme The conte	PDF 	OV √ to the acc	√ cumulator	\checkmark	\checkmark	ded, leaving t	:he rest
Affected flag(s) ADD A,x Description	ACC ← A	PDF 	OV √ to the acc	√ cumulator	\checkmark	\checkmark	ded, leaving f	:he resu
Affected flag(s) ADD A,x Description Operation	ACC ← A	PDF 	OV √ to the acc	√ cumulator	\checkmark	\checkmark	ded, leaving t	:he resu
Affected flag(s) ADD A,x Description Operation	$ACC \leftarrow A$ TO Add imme The conte accumulat $ACC \leftarrow A$	CC+[m] PDF ediate data nts of the a tor. CC+x	OV √ to the acc accumulate	√ cumulator or and the	√ specified	√ data are ac	ded, leaving t	he resu
Affected flag(s) ADD A,x Description Operation	$ACC \leftarrow A$ TO Add imme The conte accumulat $ACC \leftarrow A$	CC+[m] PDF diate data nts of the a tor. CC+x PDF	OV √ to the acc accumulate OV √	√ cumulator pr and the Z √	√ specified AC √	√ data are ao C	ded, leaving t	he resu
Affected flag(s) ADD A,x Description Operation Affected flag(s)	$ACC \leftarrow A$	CC+[m] PDF diate data nts of the a tor. CC+x PDF Ccumulato nts of the	OV to the acc accumulate OV r to the data specified of	√ cumulator pr and the Z √ ta memor	√ specified AC √ y	√ data are ac C √	lded, leaving t ator are adde	
Affected flag(s) ADD A,x Description Operation Affected flag(s) ADDM A,[m]	ACC \leftarrow A TO 	CC+[m] PDF diate data nts of the a tor. CC+x PDF ccumulato nts of the he data m	OV to the acc accumulate OV r to the data specified of	√ cumulator pr and the Z √ ta memor	√ specified AC √ y	√ data are ac C √	-	
Affected flag(s) ADD A,x Description Operation Affected flag(s) ADDM A,[m] Description	$ACC \leftarrow A$	CC+[m] PDF diate data nts of the a tor. CC+x PDF ccumulato nts of the he data m	OV to the acc accumulate OV r to the data specified of	√ cumulator pr and the Z √ ta memor	√ specified AC √ y	√ data are ac C √	-	
Affected flag(s) ADD A,x Description Operation Affected flag(s) ADDM A,[m] Description Operation	$ACC \leftarrow A$	CC+[m] PDF diate data nts of the a tor. CC+x PDF ccumulato nts of the he data m	OV to the acc accumulate OV r to the data specified of	√ cumulator pr and the Z √ ta memor	√ specified AC √ y	√ data are ac C √	-	

35

HOLTEK	

	AND A,[m]	Logical A	ND accum	ulator with	data mer	nory	
	Description			ator and the stored in		d data mer nulator.	nory perfo
	Operation	$ACC \leftarrow A$	CC "AND	' [m]			
	Affected flag(s)						
		ТО	PDF	OV	Z	AC	С
				—	\checkmark	_	
	AND A,x	Logical A	ND immed	iate data te	the accu	imulator	
	Description					ed data pe	rform a bit
				in the accu			
et4U.com	Operation	$ACC \leftarrow A$	CC "AND"	′ x			
	Affected flag(s)						
		то	PDF	OV	Z	AC	С
				_	\checkmark	_	
			ND data m	omonywith	the ease	mulator	
	ANDM A,[m] Description	-		emory with			latar parfa
	Description			s stored in		ne accumu memory.	lator perior
	Operation		C "AND" [
	Affected flag(s)		-	-			
		ТО	PDF	OV	Z	AC	С
	CALL addr	Subroutin	e call				
			· • • • • • • • • • • • • • •	anditionally	colle o c	ubroutine	located at
	Description	this onto	ounter inc the stack.	rements or	nce to obta ted addre	ain the add	ress of the
	Description Operation	program of this onto with the ir Stack \leftarrow	ounter inc the stack.	rements or The indica at this addr ounter+1	nce to obta ted addre	ain the add	ress of the
	·	program of this onto with the ir Stack \leftarrow	counter inc the stack. Instruction a Program C	rements or The indica at this addr ounter+1	nce to obta ted addre	ain the add	ress of the
	Operation	program of this onto with the ir Stack \leftarrow	counter inc the stack. Instruction a Program C	rements or The indica at this addr ounter+1	nce to obta ted addre	ain the add	ress of the
	Operation	program o this onto with the ir Stack ← Program	counter inc the stack. hstruction a Program C Counter ←	rements or The indica at this addr ounter+1 addr	nce to obta ted addre ress.	ain the add ess is then	ress of the loaded. P
	Operation Affected flag(s)	program of this onto with the ir Stack ← I Program	counter inc the stack. Instruction a Program C Counter ← PDF	rements or The indica at this addr ounter+1 addr	nce to obta ted addre ress.	ain the add ess is then	ress of the loaded. P
	Operation Affected flag(s)	program of this onto with the ir Stack ← I Program TO Clear data	eounter inc the stack. Instruction a Program C Counter ← PDF a memory	rements or The indica at this addr ounter+1 addr OV	z	AC	ress of the loaded. P C
	Operation Affected flag(s) CLR [m] Description	program of this onto with the in Stack ← I Program	eounter inc the stack. Instruction a Program C Counter ← PDF a memory ents of the	rements or The indica at this addr ounter+1 addr OV	z	ain the add ess is then	ress of the loaded. P C
	Operation Affected flag(s) CLR [m] Description Operation	program of this onto with the ir Stack ← I Program TO Clear data	eounter inc the stack. Instruction a Program C Counter ← PDF a memory ents of the	rements or The indica at this addr ounter+1 addr OV	z	AC	ress of the loaded. P C
	Operation Affected flag(s) CLR [m] Description	program o this onto with the ir Stack ← I Program TO 	eounter inc the stack. Instruction a Program C Counter ← PDF a memory ents of the H	rements or The indica at this addr ounter+1 addr OV	ice to obta ted addre ess. Z 	AC	ress of the loaded. P C ared to 0.
	Operation Affected flag(s) CLR [m] Description Operation	program of this onto with the in Stack ← I Program	eounter inc the stack. Instruction a Program C Counter ← PDF a memory ents of the	rements or The indica at this addr ounter+1 addr OV	z	AC	ress of the loaded. P C

36



	CLR [m].i Description Operation		of data me of the spec	mory ified data r	nemory is	cleared to	0.				
	Affected flag(s)										
		то	PDF	OV	Z	AC	С				
					_	_					
	CLR WDT	Clear Wa	tchdog Tim	ier							
	Description	The WDT cleared.	is cleared	(clears the	WDT). Th	e power d	own bit (PI	DF) and time-out bit (TO) are			
taSheet4U.com	Operation	WDT $\leftarrow 0$ PDF and									
	Affected flag(s)										
		то	PDF	OV	Z	AC	С				
		0	0	_	_	—	_				
	CLR WDT1	Preclear \	Natchdog	Timer							
	Description	of this inst	truction wit	hout the ot	her precle	ar instructi	on just sets	also cleared. Only execution s the indicated flag which im- ⁻ flags remain unchanged.			
	Operation	plies this instruction has been executed and the TO and PDF flags remain unchanged. WDT \leftarrow 00H* PDF and TO \leftarrow 0*									
	Affected flag(s)										
		то	PDF	OV	Z	AC	С				
		0*	0*	_	_	—	_				
	CLR WDT2	Preclear \	Natchdog	Timer							
	Description	Preclear Watchdog Timer Together with CLR WDT1, clears the WDT. PDF and TO are also cleared. Only execution of this instruction without the other preclear instruction, sets the indicated flag which im- plies this instruction has been executed and the TO and PDF flags remain unchanged.									
	Operation	WDT $\leftarrow 0$ PDF and									
	Affected flag(s)										
		ТО	PDF	OV	Z	AC	С				
		0*	0*	—	—	—	_				
	CPL [m]	Complem	ent data m	emory							
	Description			ified data ntained a 1				ented (1's complement). Bits ersa.			
	Operation	$[m] \leftarrow [\overline{m}]$									
	Affected flag(s)										
		то	PDF	OV	Z	AC	С				
					\checkmark	—					



	CPLA [m]	Complem	ent data m	nemory and	l place res	sult in the a	accumulat	tor	
	Description	which pre-	viously cor	ntained a 1	are chang	jed to 0 and	d vice-vers	ented (1's complement). B sa. The complemented res emory remain unchanged.	
	Operation	ACC ← [n	n]						
	Affected flag(s)								
		то	PDF	OV	Z	AC	С		
					\checkmark				
	DAA [m]	Decimal-A	Adjust accu	umulator fo	r addition				
ataSheet4U.com	Description	lator is div carry (AC justment i carry (AC	rided into t 1) will be d s done by or C) is set	two nibbles one if the lo adding 6 to	Each nib w nibble o the origin the origin	oble is adju of the accu nal value if nal value re	usted to th mulator is the origina emains une	Decimal) code. The accum ne BCD code and an interr s greater than 9. The BCD a al value is greater than 9 o changed. The result is stor ted.	nal ad- r a
	Operation	else [m].3 and If ACC.7~ then [m].7	~[m].0 ← ~[m].0 ← (ACC.4+A0 ~[m].4 ← (or AC=1 (ACC.3~A((ACC.3~A(C1 >9 or C ACC.7~AC ACC.7~AC	CC.0), AC =1 :C.4+6+A	1=0 C1,C=1			
	Affected flag(s)								
		ТО	PDF	OV	Z	AC	С		
					_]	
	DEC [m]	Decremer	nt data me	mory					
	Description	Data in th	e specified	d data men	nory is dec	cremented	by 1.		
	Operation	[m] ← [m]	-1						
	Affected flag(s)							_	
		то	PDF	OV	Z	AC	С		
			—		\checkmark		_]	
	DECA [m]	Decremer	nt data me	mory and p	lace resu	It in the ac	cumulato	r	
	Description		•	data mem the data m				ng the result in the accumu	la-
	Operation	$ACC \leftarrow [r$	n]—1						
	Affected flag(s)							_	
		то	PDF	OV	Z	AC	С		
			_		\checkmark	_			
		·		·	I			-	



	HALT	Enter Power Down Mode										
	Description	This instruction stops program execution and turns off the system clock. The contents of the RAM and registers are retained. The WDT and prescaler are cleared. The power down bit (PDF) is set and the WDT time-out bit (TO) is cleared.										
	Operation	Program Counter \leftarrow Program Counter+1 PDF \leftarrow 1 TO \leftarrow 0										
	Affected flag(s)											
		TO PDF OV Z AC C										
		0 1										
ataSheet4U.com	INC [m]	Increment data memory										
	Description	Data in the specified data memory is incremented by 1										
	Operation	[m] ← [m]+1										
	Affected flag(s)											
		TO PDF OV Z AC C										
	INCA [m]	Increment data memory and place result in the accumulator										
	Description	Data in the specified data memory is incremented by 1, leaving the result in the accumula-										
	Description	tor. The contents of the data memory remain unchanged.										
	Operation	tor. The contents of the data memory remain unchanged. ACC \leftarrow [m]+1										
	Affected flag(s)											
		TO PDF OV Z AC C										
	IND adds	Directly incre										
	JMP addr	Directly jump										
	Description	The program counter are replaced with the directly-specified address unconditionally, and control is passed to this destination.										
	Operation	Program Counter ←addr										
	Affected flag(s)											
		TO PDF OV Z AC C										
	MOV A,[m]	Move data memory to the accumulator										
	Description	The contents of the specified data memory are copied to the accumulator.										
	Operation	ACC \leftarrow [m]										
	Affected flag(s)											
		TO PDF OV Z AC C										
		TO PDF OV Z AC C										



MOV A,x	Move imn	nediate da	ta to the a	ccumulato	r		
Description	The 8-bit	data speci	fied by the	code is lo	paded into	the accum	ulator.
Operation	$ACC \leftarrow x$						
Affected flag(s)							
	ТО	PDF	OV	Z	AC	С	
						—	
MOV [m],A	Move the	accumula	tor to data	memory			
Description	The conte memories		accumulat	or are cop	ied to the s	pecified da	ata memory (o
Operation	[m] ←AC0	С					
Affected flag(s)							
	то	PDF	OV	Z	AC	С	
		_	—	_	—	_	
NOP	No operat	Han					
Description	No operat		ormed Ev	ecution or	ntinues wi	th the nevt	instruction.
Operation		Counter ←					
Affected flag(s)	riografii		riografii	Journert			
, mootod hag(o)	ТО	PDF	OV	Z	AC	С	
						_	
OR A,[m]	Logical O	R accumu	lator with o	data memo	ory		
OR A,[m] Description	Data in th	e accumu	lator and t	he specifie	ed data me		of the data n
Description	Data in th form a bit	e accumu wise logica	lator and ti al_OR ope	he specifie	ed data me		of the data n e accumulato
Description Operation	Data in th form a bit	e accumu	lator and ti al_OR ope	he specifie	ed data me		
Description	Data in th form a bit ACC \leftarrow A	e accumu wise logica .CC "OR"	lator and th al_OR ope [m]	he specifie ration. Th	ed data me e result is s	stored in the	
Description Operation	Data in th form a bit	e accumu wise logica	lator and ti al_OR ope	he specifie ration. Th Z	ed data me		
Description Operation	Data in th form a bit ACC \leftarrow A	e accumu wise logica .CC "OR"	lator and th al_OR ope [m]	he specifie ration. Th	ed data me e result is s	stored in the	
Description Operation	Data in th form a bit ACC \leftarrow A TO	e accumu wise logica .CC "OR"	lator and ti al_OR ope [m] OV	he specifi∉ ration. Th Z √	AC	stored in the	
Description Operation Affected flag(s)	Data in th form a bit ACC ← A TO Logical O Data in th	e accumu wise logica .CC "OR" PDF R immedia	lator and ti al_OR ope [m] OV 	he specifi∉ ration. Th Z √ the accur he specifi	AC	C	
Description Operation Affected flag(s) OR A,x	Data in th form a bit ACC ← A TO Logical O Data in th The result	e accumu wise logica CC "OR" PDF 	lator and ti al_OR ope [m] OV 	he specifi∉ ration. Th Z √ the accur he specifi	AC	C	e accumulato
Description Operation Affected flag(s) OR A,x Description	Data in th form a bit ACC ← A TO Logical O Data in th The result	e accumu wise logica .CC "OR" PDF 	lator and ti al_OR ope [m] OV 	he specifi∉ ration. Th Z √ the accur he specifi	AC	C	e accumulato
Description Operation Affected flag(s) OR A,x Description Operation	Data in th form a bit ACC ← A TO Logical O Data in th The result	e accumu wise logica .CC "OR" PDF 	lator and ti al_OR ope [m] OV 	he specifi∉ ration. Th Z √ the accur he specifi	AC	C	e accumulato
Description Operation Affected flag(s) OR A,x Description Operation	Data in the form a bit ACC \leftarrow A TO Logical O Data in the The result ACC \leftarrow A	e accumu wise logica .CC "OR" PDF R immedia te accumu t is stored .CC "OR"	lator and ti al_OR ope [m] OV 	he specifie ration. The Z √ the accur the specifi umulator.	AC A	C 	e accumulato
Description Operation Affected flag(s) OR A,x Description Operation Affected flag(s)	Data in the form a bits ACC \leftarrow A TO Logical O Data in the The result ACC \leftarrow A TO TO	e accumu wise logica .CC "OR" PDF 	lator and ti al_OR ope [m] OV 	the specific ration. The Z the accur the specific unulator. Z 	AC AC AC AC AC AC AC AC	C 	e accumulato
Description Operation Affected flag(s) OR A,x Description Operation Affected flag(s)	Data in the form a bit ACC \leftarrow A TO Logical O Data in the The result ACC \leftarrow A TO TO Logical O	e accumu wise logica .CC "OR" PDF 	ator and ti al_OR ope [m] OV ate data to lator and t in the accu x OV OV 	the accur z the accur the specific unulator. z the accur	AC	C 	e accumulato
Description Operation Affected flag(s) OR A,x Description Operation Affected flag(s)	Data in the form a bit ACC \leftarrow A TO Logical O Data in the The result ACC \leftarrow A TO Logical O Data in th	e accumu wise logica .CC "OR" PDF 	ator and ti al_OR ope [m] OV 	the accur the accur the accur the specific unulator. Z the accur the accur	AC A	C 	e accumulato wise logical_ the accumula
Description Operation Affected flag(s) OR A,x Description Operation Affected flag(s)	Data in the form a bit ACC \leftarrow A TO Logical O Data in the The result ACC \leftarrow A TO Logical O Data in the bitwise log	e accumu wise logica .CC "OR" PDF 	lator and ti al_OR ope [m] OV ate data to lator and t in the accu x OV OV mory with emory (on operation.	the accur the accur the accur the specific unulator. Z the accur the accur	AC A	C erform a bit 	e accumulato wise logical_ the accumula
Description Operation Affected flag(s) OR A,x Description Operation Affected flag(s) ORM A,[m] Description	Data in the form a bit ACC \leftarrow A TO Logical O Data in the The result ACC \leftarrow A TO Logical O Data in the bitwise log	e accumu wise logica .CC "OR" PDF 	lator and ti al_OR ope [m] OV ate data to lator and t in the accu x OV OV mory with emory (on operation.	the accur the accur the accur the specific unulator. Z the accur the accur	AC A	C erform a bit 	e accumulato wise logical_ the accumula
Description Operation Affected flag(s) OR A,x Description Operation Affected flag(s) ORM A,[m] Description Operation	Data in the form a bit ACC \leftarrow A TO Logical O Data in the The result ACC \leftarrow A TO Logical O Data in the bitwise log	e accumu wise logica .CC "OR" PDF 	lator and ti al_OR ope [m] OV ate data to lator and t in the accu x OV OV mory with emory (on operation.	the accur the accur the accur the specific unulator. Z the accur the accur	AC A	C erform a bit 	e accumulato wise logical_ the accumula



	RET	Return fro	m subrout	line				
	Description	The progr	am counte	er is restor	ed from the	e stack. Tl	nis is a 2-o	cycle instruction.
	Operation	Program (Counter \leftarrow	Stack				
	Affected flag(s)							
		ТО	PDF	OV	Z	AC	С	
			_		_	—	_	
	RET A,x	Return an	d place im	nmediate d	ata in the	accumulat	or	
	Description		•					nulator loaded with the speci-
	·	fied 8-bit i						
ataSheet4U.com	Operation	Program (ACC \leftarrow x	Counter ←	Stack				
	Affected flag(s)							
		то	PDF	OV	Z	AC	С	
					_	_		
	RETI	Return fro						
	Description			er is restore enable mas				ts are enabled by setting the
	Operation	Program (EMI ← 1	Counter ←	Stack				
	Affected flag(s)							
	/	ТО	PDF	OV	Z	AC	С	
						_		
]
	RL [m]	Rotate da	ta memory	/ left				
	Description	The conte	nts of the s	specified d	ata memor	y are rotat	ed 1 bit lef	ft with bit 7 rotated into bit 0.
	Operation	[m].(i+1) ∢ [m].0 ← [r].i:bit i of th	ne data me	emory (i=0	~6)	
	Affected flag(s)							
		ТО	PDF	OV	Z	AC	С	
			_		_	_	_	
	RLA [m]			/ left and p				
	Description							<pre>rotated into bit 0, leaving the nemory remain unchanged.</pre>
	Operation	ACC.(i+1) ACC.0 ←		m].i:bit i of	the data n	nemory (i=	=0~6)	
	Affected flag(s)							-
		то	PDF	OV	Z	AC	С	
			_		_	_		
					,			



RLC [m]	Rotate data memory left through carry											
Description	The contents of the specified data memory and the carry flag are rotated 1 bit left. Bit places the carry bit; the original carry flag is rotated into the bit 0 position.											
Operation	[m].(i+1) \leftarrow [m].i; [m].i:bit i of the data memory (i=0~6) [m].0 \leftarrow C C \leftarrow [m].7											
Affected flag(s)												
	TO PDF OV Z AC C											
RLCA [m]	Rotate left through carry and place result in the accumulator											
Description	Data in the specified data memory and the carry flag are rotated 1 bit left. Bit 7 replaces carry bit and the original carry flag is rotated into bit 0 position. The rotated result is st in the accumulator but the contents of the data memory remain unchanged.											
Operation	ACC.(i+1) \leftarrow [m].i; [m].i:bit i of the data memory (i=0~6) ACC.0 \leftarrow C C \leftarrow [m].7											
Affected flag(s)	- · [].											
/	TO PDF OV Z AC C											
RR [m]	Rotate data memory right											
Description	The contents of the specified data memory are rotated 1 bit right with bit 0 rotated to bit											
Operation	[m].i ← [m].(i+1); [m].i:bit i of the data memory (i=0~6) [m].7 ← [m].0											
Affected flag(s)												
	TO PDF OV Z AC C											
RRA [m]	Rotate right and place result in the accumulator											
RRA [m] Description	Rotate right and place result in the accumulator Data in the specified data memory is rotated 1 bit right with bit 0 rotated into bit 7, lea the rotated result in the accumulator. The contents of the data memory remain unchang											
	Data in the specified data memory is rotated 1 bit right with bit 0 rotated into bit 7, lea											
Description	Data in the specified data memory is rotated 1 bit right with bit 0 rotated into bit 7, lead the rotated result in the accumulator. The contents of the data memory remain unchang ACC.(i) \leftarrow [m].(i+1); [m].i:bit i of the data memory (i=0~6)											
Description Operation	Data in the specified data memory is rotated 1 bit right with bit 0 rotated into bit 7, lead the rotated result in the accumulator. The contents of the data memory remain unchang ACC.(i) \leftarrow [m].(i+1); [m].i:bit i of the data memory (i=0~6)											
Description Operation	Data in the specified data memory is rotated 1 bit right with bit 0 rotated into bit 7, lead the rotated result in the accumulator. The contents of the data memory remain unchange ACC.(i) \leftarrow [m].(i+1); [m].i:bit i of the data memory (i=0~6) ACC.7 \leftarrow [m].0											
Description Operation Affected flag(s)	Data in the specified data memory is rotated 1 bit right with bit 0 rotated into bit 7, lead the rotated result in the accumulator. The contents of the data memory remain unchange ACC.(i) \leftarrow [m].(i+1); [m].i:bit i of the data memory (i=0~6) ACC.7 \leftarrow [m].0 TO PDF OV Z AC C — — — — — —											
Description Operation	Data in the specified data memory is rotated 1 bit right with bit 0 rotated into bit 7, lead the rotated result in the accumulator. The contents of the data memory remain unchange ACC.(i) \leftarrow [m].(i+1); [m].i:bit i of the data memory (i=0~6) ACC.7 \leftarrow [m].0											
Description Operation Affected flag(s)	Data in the specified data memory is rotated 1 bit right with bit 0 rotated into bit 7, lead the rotated result in the accumulator. The contents of the data memory remain unchang ACC.(i) \leftarrow [m].(i+1); [m].i:bit i of the data memory (i=0~6) ACC.7 \leftarrow [m].0 TO PDF OV Z AC C -											
Description Operation Affected flag(s) RRC [m] Description	Data in the specified data memory is rotated 1 bit right with bit 0 rotated into bit 7, lead the rotated result in the accumulator. The contents of the data memory remain unchange ACC.(i) \leftarrow [m].(i+1); [m].i:bit i of the data memory (i=0~6) ACC.7 \leftarrow [m].0 TO PDF OV Z AC C -											
Description Operation Affected flag(s) RRC [m] Description Operation	Data in the specified data memory is rotated 1 bit right with bit 0 rotated into bit 7, lead the rotated result in the accumulator. The contents of the data memory remain unchange ACC.(i) \leftarrow [m].(i+1); [m].i:bit i of the data memory (i=0~6) ACC.7 \leftarrow [m].0 TO PDF OV Z AC C -											



	RRCA [m]	Rotate right through carry and place result in the accumulator										
	Description	Data of the specified data memory and the carry flag are rotated 1 bit right. Bit 0 replate the carry bit and the original carry flag is rotated into the bit 7 position. The rotated results stored in the accumulator. The contents of the data memory remain unchanged.										
	Operation	ACC.i \leftarrow [m].(i+1); [m].i:bit i of the data memory (i=0~6) ACC.7 \leftarrow C C \leftarrow [m].0										
	Affected flag(s)											
		TO PDF OV Z AC C										
DataSheet4U.com	SBC A,[m]	Subtract data memory and carry from the accumulator										
	Description	The contents of the specified data memory and the complement of the carry flag are s tracted from the accumulator, leaving the result in the accumulator.										
	Operation	$ACC \leftarrow ACC+[\overline{m}]+C$										
	Affected flag(s)											
		TO PDF OV Z AC C										
	SBCM A,[m]	Subtract data memory and carry from the accumulator										
	Description	The contents of the specified data memory and the complement of the carry flag are s tracted from the accumulator, leaving the result in the data memory.										
	Operation	$[m] \leftarrow ACC+[m]+C$										
	Affected flag(s)											
		TO PDF OV Z AC C										
	SDZ [m]	Skip if decrement data memory is 0										
	Description	The contents of the specified data memory are decremented by 1. If the result is 0, the next instruction is skipped. If the result is 0, the following instruction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get the proper instruc-										
	Operation	instruction execution, is discarded and a dummy cycle is replaced to get the proper instr										
	Operation Affected flag(s)	instruction execution, is discarded and a dummy cycle is replaced to get the proper instr tion (2 cycles). Otherwise proceed with the next instruction (1 cycle).										
		instruction execution, is discarded and a dummy cycle is replaced to get the proper instr tion (2 cycles). Otherwise proceed with the next instruction (1 cycle).										
		instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction (2 cycles). Otherwise proceed with the next instruction (1 cycle). Skip if ([m]-1)=0, [m] \leftarrow ([m]-1)										
		instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction (2 cycles). Otherwise proceed with the next instruction (1 cycle). Skip if ([m]-1)=0, [m] \leftarrow ([m]-1)										
	Affected flag(s)	instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction (2 cycles). Otherwise proceed with the next instruction (1 cycle). Skip if ([m]–1)=0, [m] \leftarrow ([m]–1) $\boxed{TO PDF OV Z AC C}{\$										
	Affected flag(s) SDZA [m] Description	instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction (2 cycles). Otherwise proceed with the next instruction (1 cycle). Skip if ([m]–1)=0, [m] \leftarrow ([m]–1) $\begin{array}{c c c c c c c c c c c c c c c c c c c $										
	Affected flag(s) SDZA [m] Description Operation	instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction (2 cycles). Otherwise proceed with the next instruction (1 cycle). Skip if ([m]–1)=0, [m] \leftarrow ([m]–1) $\boxed{TO PDF OV Z AC C}{\$										
	Affected flag(s) SDZA [m] Description	instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction (2 cycles). Otherwise proceed with the next instruction (1 cycle). Skip if ([m]–1)=0, [m] \leftarrow ([m]–1) $\begin{array}{c c c c c c c c c c c c c c c c c c c $										
	Affected flag(s) SDZA [m] Description Operation	instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction (2 cycles). Otherwise proceed with the next instruction (1 cycle). Skip if ([m]–1)=0, [m] \leftarrow ([m]–1) $\begin{array}{c c c c c c c c c c c c c c c c c c c $										

Rev. 1.00



	SET [m] Description	Set data memory Each bit of the specified data memory is set to 1.
	Operation Affected flag(s)	[m] ← FFH
		TO PDF OV Z AC C
	SET [m]. i	Set bit of data memory
	Description	Bit i of the specified data memory is set to 1.
	Operation	[m].i ← 1
Sheet4U.com	Affected flag(s)	
		TO PDF OV Z AC C
	SIZ [m]	Skip if increment data memory is 0
	Description	The contents of the specified data memory are incremented by 1. If the result is 0, the fol- lowing instruction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction (2 cycles). Otherwise proceed with the next instruction (1 cycle).
	Operation	Skip if ([m]+1)=0, [m] ← ([m]+1)
	Affected flag(s)	
		TO PDF OV Z AC C
	SIZA [m]	Increment data memory and place result in ACC, skip if 0
	Description	The contents of the specified data memory are incremented by 1. If the result is 0, the next instruction is skipped and the result is stored in the accumulator. The data memory remains unchanged. If the result is 0, the following instruction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction (2 cycles). Otherwise proceed with the next instruction (1 cycle).
	Operation	Skip if ([m]+1)=0, ACC ← ([m]+1)
	Affected flag(s)	
		TO PDF OV Z AC C
	SNZ [m].i	Skip if bit i of the data memory is not 0
	Description	If bit i of the specified data memory is not 0, the next instruction is skipped. If bit i of the data memory is not 0, the following instruction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction (2 cycles). Otherwise proceed with the next instruction (1 cycle).
	Operation	Skip if [m].i≠0
	Affected flag(s)	
		TO PDF OV Z AC C



	SUB A,[m]	Subtract	data memo	bry from the	e accumul	lator					
	Description		ified data m he accumu		subtracted	from the o	contents of	f the accumulator, leaving the			
	Operation	$ACC \leftarrow A$.CC+[m]+1								
	Affected flag(s)							_			
		то	PDF	OV	Z	AC	С				
			_	\checkmark	\checkmark	\checkmark	\checkmark				
								-			
	SUBM A,[m]		data memo								
Shoot411.com	Description		ified data m he data me		subtracted	from the o	contents of	f the accumulator, leaving the			
Sheet4U.com	Operation	$[m] \leftarrow AC$	C+[m]+1								
	Affected flag(s)							-			
		то	PDF	OV	Z	AC	С				
		_	_	\checkmark	\checkmark	\checkmark	\checkmark				
	SUB A,x	Subtract i	mmediate	data from	the accum	nulator					
	Description	Subtract immediate data from the accumulator The immediate data specified by the code is subtracted from the contents of the accumula- tor, leaving the result in the accumulator.									
	Operation	ACC \leftarrow ACC $+\bar{x}+1$									
	Affected flag(s)										
	3(1)	то	PDF	OV	Z	AC	С]			
			_				√	-			
				,		,	,				
	SWAP [m]	Swap nib	bles within	the data r	nemory						
	Description		order and h nterchange	-	nibbles of	the specif	ïed data m	nemory (1 of the data memo-			
	Operation	[m].3~[m]	.0 ↔ [m].7	~[m].4							
	Affected flag(s)										
		ТО	PDF	OV	Z	AC	С				
		_	_	_	_		_				
		<u></u>	1			1	1	1			
	SWAPA [m]		a memory								
	Description			-				emory are interchanged, writ- nemory remain unchanged.			
	Operation		CC.0 ← [n CC.4 ← [n								
	Affected flag(s)			1							
		ТО	PDF	OV	Z	AC	С]			
		_			_			1			
		L	1				1	1			



	SZ [m]	Skip if dat	ta memory	is 0				
	Description	the currer	nt instructio	on executio	on, is disc	arded and	a dummy	ng instruction, fetched during y cycle is replaced to get the xt instruction (1 cycle).
	Operation	Skip if [m]]=0					
	Affected flag(s)							
		то	PDF	OV	Z	AC	С]
								-
]
	SZA [m]	Move data	a memory	to ACC, sł	kip if 0			
Sheet4U.com	Description	0, the follo and a dun	owing instr	uction, fet	ched durir I to get the	ng the curr	ent instru	accumulator. If the contents is ction execution, is discarded 2 cycles). Otherwise proceed
	Operation	Skip if [m]]=0					
	Affected flag(s)							~
		то	PDF	OV	Z	AC	С	_
				—	—	—	—	
	SZ [m].i	-	i of the da					
	Description	instructior	•	n, is discaro	ded and a	dummy cy	cle is repla	on, fetched during the current aced to get the proper instruc- 1 cycle).
	Operation	Skip if [m]					(· · · · · · · · · · · · · · · · · · ·
	Affected flag(s)							
		то	PDF	OV	Z	AC	С]
			_	_	_	_	_	-
]
	TABRDC [m]	Move the	ROM code	e (current	bage) to T	BLH and o	lata memo	ory
	Description		•			,	•	able pointer (TBLP) is moved to TBLH directly.
	Operation		M code (lo ROM code	• /	5)			
	Affected flag(s)			(,			
		то	PDF	OV	Z	AC	С]
		_	_	_	_	_	_	
]
	TABRDL [m]	Move the	ROM code	e (last pag	e) to TBLH	H and data	memory	
	Description	the data r	yte of ROM nemory an this instruc	d the high	byte trans	sferred to	TBLH dire	
	Operation		0M code (lo ROM code		e)			
	Affected flag(s)							~
		то	PDF	OV	Z	AC	С	
				_	_	_	_	
		·						,



XOR A,[m]	Logical X	OR accum	nulator with	n data me	mory	
Description					ted data m red in the a	
Operation	$ACC \leftarrow A$	CC "XOR	" [m]			
Affected flag(s)						
	ТО	PDF	OV	Z	AC	С
		_		\checkmark		
XORM A,[m]	Logical X	OR data n	nemory wit	th the acc	umulator	
Description					I the accum	
Operation	$[m] \leftarrow AC$	C "XOR"	[m]			
Affected flag(s)						
	то	PDF	OV	Z	AC	С
		_	_	\checkmark	—	
XOR A,x	Logical X	OR immed	diate data	to the acc	umulator	
Description				•	ed data perf mulator. Th	
Operation	$ACC \leftarrow A$	CC "XOR	″ x			
Affected flag(s)						

 \checkmark


v.DataSheet4U.com

Rev. 1.00



Package Information

52-pin QFP (14×14) Outline Dimensions



vw.DataSheet4U.com

Cometa a l		Dimensions in mm		
Symbol	Min.	Nom.	Max.	
А	17.3	_	17.5	
В	13.9		14.1	
С	17.3	_	17.5	
D	13.9	_	14.1	
E	_	1		
F	_	0.4		
G	2.5	_	3.1	
Н	_	_	3.4	
I	—	0.1		
J	0.73	_	1.03	
К	0.1	_	0.2	
α	0°	_	7 °	



Holtek Semiconductor Inc. (Headquarters)

No.3, Creation Rd. II, Science Park, Hsinchu, Taiwan Tel: 886-3-563-1999 Fax: 886-3-563-1189 http://www.holtek.com.tw

Holtek Semiconductor Inc. (Taipei Sales Office)

4F-2, No. 3-2, YuanQu St., Nankang Software Park, Taipei 115, Taiwan Tel: 886-2-2655-7070 Fax: 886-2-2655-7373 Fax: 886-2-2655-7383 (International sales hotline)

Holtek Semiconductor Inc. (Shanghai Sales Office)

7th Floor, Building 2, No.889, Yi Shan Rd., Shanghai, China 200233 Tel: 86-21-6485-5560 Fax: 86-21-6485-0313 http://www.holtek.com.cn

Holtek Semiconductor Inc. (Shenzhen Sales Office)

5/F, Unit A, Productivity Building, Cross of Science M 3rd Road and Gaoxin M 2nd Road, Science Park, Nanshan District, Shenzhen, China 518057 Tel: 86-755-8616-9908, 86-755-8616-9308 Fax: 86-755-8616-9533

Holtek Semiconductor Inc. (Beijing Sales Office)

Suite 1721, Jinyu Tower, A129 West Xuan Wu Men Street, Xicheng District, Beijing, China 100031 Tel: 86-10-6641-0030, 86-10-6641-7751, 86-10-6641-7752 Fax: 86-10-6641-0125

Holtek Semiconductor Inc. (Chengdu Sales Office) 709, Building 3, Champagne Plaza, No.97 Dongda Street, Chengdu, Sichuan, China 610016 Tel: 86-28-6653-6590 Fax: 86-28-6653-6591

Holmate Semiconductor, Inc. (North America Sales Office)

46729 Fremont Blvd., Fremont, CA 94538 Tel: 1-510-252-9880 Fax: 1-510-252-9885 http://www.holmate.com

Copyright © 2006 by HOLTEK SEMICONDUCTOR INC.

The information appearing in this Data Sheet is believed to be accurate at the time of publication. However, Holtek assumes no responsibility arising from the use of the specifications described. The applications mentioned herein are used solely for the purpose of illustration and Holtek makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise. Holtek's products are not authorized for use as critical components in life support devices or systems. Holtek reserves the right to alter its products without prior notification. For the most up-to-date information, please visit our web site at http://www.holtek.com.tw.