

## Small Package 8-Bit OTP MCU

# HT48R005/HT46R005

Revision: 1.00 November 29, 2011

www.hoitek.com



# **Table of Contents**

Features	5
CPU Features	5
Peripheral Features	
General Description	5
Selection Table	
Block Diagram	6
Pin Assignment	6
Pin Description	7
HT48R005	
HT46R005	8
Absolute Maximum Ratings	8
D.C. Characteristics	9
A.C. Characteristics	10
ADC Characteristics	11
Power-on Reset Characteristics	11
System Architecture	12
Clocking and Pipelining	
Program Counter	13
Stack	
Arithmetic and Logic Unit – ALU	13
Program Memory	14
Structure	
Special Vectors	
Look-up Table	
Table Program Example	
Data Memory	
Structure Special Purpose Data Memory	
Special Function Registers	
Indirect Addressing Registers – IAR0, IAR1	
Memory Pointers – MP0, MP1	
Accumulator – ACC	
Program Counter Low Register – PCL	
Status Register – STATUS Input/Output Ports and Control Registers	
	10



System Control Registers – CTRL0, CTRL1	19
Wake-up Function Register – PAWK	19
Pull-high Registers – PAPU	19
Oscillator	20
System Oscillator Overview	
System Clock Configurations	
External Crystal/Resonator Oscillator – HXT	
External RC Oscillator – ERC	
Internal RC Oscillator – HIRC	
Internal Low Speed Oscillator – LIRC	
Operating Modes	
Mode Switching	
Standby Current Considerations	
Wake-up	
Watchdog Timer	
Watchdog Timer Operation	
Reset and Initialisation	
Reset Functions	
Reset Initial Conditions HT48R005	
HT46R005	
Input/Output Ports	
Pull-high Resistors	
Port A Wake-up	
I/O Port Control Registers Pin-shared Functions	
I/O Pin Structures	
Programming Considerations	
Timer/Event Counters	
Configuring the Timer/Event Counter Input Clock Source Timer Registers – TMR	
Timer Control Registers – TMR0C	
Timer Mode	
Event Counter Mode	
Pulse Width Capture Mode	
Prescaler	
PFD Function	
I/O Interfacing	
Programming Considerations	
Timer Program Example	36



Analog to Digital Converter	
A/D Overview	
A/D Converter Register Description	
A/D Converter Data Registers – ADRL, ADRH	37
A/D Converter Control Registers – ADCR, ACSR	
A/D Operation	
A/D Input Pins	
Summary of A/D Conversion Steps	
Programming Considerations	
A/D Transfer Function	
A/D Programming Example	41
Interrupts	43
Interrupt Register	43
Interrupt Operation	43
Interrupt Priority	44
External Interrupt	44
Timer/Event Counter Interrupt	
Programming Considerations	46
Configuration Options	46
Application Circuits	47
Instruction Set	
Introduction	
Instruction Timing	48
Moving and Transferring Data	
Arithmetic Operations	48
Logical and Rotate Operations	
Branches and Control Transfer	
Table Read Operations	
Instruction Set Summary	49
Instruction Definition	51
Package Information	61
10-pin MSOP Outline Dimensions	



#### Features

#### **CPU** Features

- Operating voltage: f<sub>SYS</sub>= 12MHz: 2.2V~5.5V f<sub>SYS</sub>= 16MHz: 3.0V~5.5V
- Up to  $0.33 \mu s$  instruction cycle with 12MHz system clock at  $V_{DD}\text{=}~\text{5V}$
- Sleep mode and wake-up functions to reduce power consumption
- Oscillator types: External high freuency Crystal -- HXT External RC -- ERC Internal RC -- HIRC
- Two operational modes: Normal, Sleep
- Fully integrated internal 4MHz, 8MHz and 12MHz oscillator requires no external components
- OTP Program Memory: 0.5K×14
- RAM Data Memory: 32×8
- Watchdog Timer function
- LIRC oscillator function for watchdog timer

## **General Description**

The HT46R005 and HT48R005 are a series of 8-bit high performance, RISC architecture microcontrollers specifically designed for a wide range of applications. The usual Holtek microcontroller features of low power consumption, I/O flexibility, timer functions, oscillator options, power down and wake-up functions, watchdog timer and low voltage reset, combine to provide devices with a huge range of functional options while still main-

- All instructions executed in one or two instruction cycles
- Table read instructions
- 63 powerful instructions
- 2-level subroutine nesting
- Bit manipulation instruction
- Low voltage reset function
- Wide range of available package types

#### **Peripheral Features**

- 6 bidirectional I/O lines
- 3 channel 12-bit ADC
- External interrupt input shared with an I/O line
- Single 8-bit programmable Timer/Event
- Counter with overflow interrupt and prescaler Buzzer driving pair supported
- Package types: 10-pin MSOP

taining a high level of cost effectiveness. The fully integrated system oscillator HIRC, which requires no external components and which has three frequency selections, opens up a huge range of new application possibilities for these devices, some of which may include industrial control, consumer products, household appliances subsystem controllers, etc.




#### **Selection Table**

	Program	Data		8-bit	Time	Interrupt			-	<b>a</b> , 1	
Part No.	Memory	Memory	I/O	Timer	Base	Ext.	Int.	A/D	Buzzer	Stack	Package
HT48R005	0.5K×14	32×8	6	1	1	1	1		1	2	10MSOP
HT46R005	0.5K×14	32×8	6	1	1	1	2	12-bit×3	1	2	10MSOP

Note: The internal clock in the table is a fully integrated RC oscillator requiring no external components which can be used as the system clock.

## **Block Diagram**

The following block diagram illustrates the main functional blocks.



## **Pin Assignment**





## **Pin Description**

## HT48R005

Pin Name	Function	ОРТ	I/T	O/T	Description
PA0/BZ	PA0	PAPU PAWK	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up.
	BZ	CTRL0	_	CMOS	Buzzer output pin
PA1/BZ	PA1	PAPU PAWK	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up.
	BZ	CTRL0	_		Buzzer complementary output pin
	PA2	PAPU PAWK	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up.
PA2/TMR/INT	TMR	_	ST		External Timer clock input
	INT	_	ST	_	External interrupt input
PA5/OSC2	PA5	PAPU PAWK	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up.
	OSC2	со	_	OSC	Oscillator pin
PA6/OSC1	PA6	PAPU PAWK	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up.
	OSC1	со	OSC		Oscillator pin
PA7/RES	PA7	PAWK	ST	NMOS	General purpose I/O. Register enabled wake-up.
PAIIKES	RES	со	ST	_	Reset input
VDD	VDD	_	PWR		Power supply
VSS	VSS	_	PWR	_	Ground

Note: I/T: Input type

O/T: Output type O/T: Output type OPT: Optional by configuration option (CO) or register option PWR: Power CO: Configuration option ST: Schmitt Trigger input CMOS: CMOS output



### HT46R005

Pin Name	Function	OPT	I/T	O/T	Description
	PA0		ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up.
PA0/BZ/AN0	A0/BZ/AN0 BZ		_	CMOS	Buzzer output pin
	AN0	ADCR	AN		A/D channel 0
	PA1	PAPU PAWK	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up.
PA1/BZ/AN1	BZ	CTRL0	_	_	Buzzer complementary output pin
	AN1	ADCR	AN		A/D channel 1
	PA2	PAPU PAWK	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up.
PA2/TMR/INT/AN2	TMR		ST		External Timer clock input
	INT		ST		External interrupt input
	AN2	ADCR	AN		A/D channel 2
PA5/OSC2	PA5	PAPU PAWK	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up.
	OSC2	со	_	OSC	Oscillator pin
PA6/OSC1	PA6	PAPU PAWK	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up.
	OSC1	со	OSC		Oscillator pin
PA7/RES	PA7	PAWK	ST	NMOS	General purpose I/O. Register enabled wake-up.
PAI/RES	RES	со	ST		Reset input
VDD	VDD	_	PWR		Power supply
VSS	VSS	_	PWR	_	Ground

Note: I/T: Input type

O/T: Output type OPT: Optional by configuration option (CO) or register option PWR: Power CO: Configuration option ST: Schmitt Trigger input CMOS: CMOS output AN: Analog input pin

## **Absolute Maximum Ratings**

Supply Voltage	$V_{SS}$ –0.3V to V <sub>SS</sub> +6.0V
Input Voltage	$V_{SS}$ –0.3V to V <sub>DD</sub> +0.3V
I <sub>OL</sub> Total	100mA
Total Power Dissipation	500mW

Storage Temperature	–50°C to 125°C
Operating Temperature	40°C to 85°C
I <sub>OH</sub> Total	–100mA

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.



Ta=25°C

## **D.C. Characteristics**

	nhal Downstein		Test Conditions	Min.	_		Unit
Symbol	Parameter	V <sub>DD</sub>			Тур.	Max.	
V	DD Operating Voltage		f <sub>SYS</sub> =12MHz	2.2		5.5	V
V <sub>DD</sub>			f <sub>SYS</sub> =16MHz	3.0		5.5	V
I	Operating Current	3V	No load, f <sub>SYS</sub> =4MHz			1	mA
I <sub>DD1</sub>	(Crystal/RC OSC)	5V	A/D disabled	_		3	mA
	Operating Current	3V	No load, f <sub>SYS</sub> =8MHz	_		2	mA
I <sub>DD2</sub>	(Crystal/RC OSC)	5V	A/D disabled	_		4	mA
I <sub>DD3</sub>	Operating Current (Crystal/RC OSC)	5V	No load, f <sub>SYS</sub> =16MHz A/D disabled	_	—	7	mA
l	Standby Current	3V	No load, aveter HALT			3	μA
I <sub>STB1</sub>	(WDTOSC on)	5V	No load, system HALT	_		10	μA
larna	Standby Current (WDTOSC on)	3V	No load system HALT			1	μA
I <sub>STB2</sub>		5V	No load, system HALT	_		2	μA
V <sub>IL1</sub>	Input Low Voltage for I/O, TMR and INT	5V		0		1.5	V
VIL1				0		$0.2V_{DD}$	
V <sub>IH1</sub>	Input High Voltage for I/O,	5V	—	3.5		5.0	V
▼IH1	TCn and INT			$0.8V_{DD}$		V <sub>DD</sub>	
V <sub>IL2</sub>	Input Low Voltage (RES)	_		0		$0.4V_{DD}$	V
V <sub>IH2</sub>	Input High Voltage (RES)	_	—	$0.9V_{DD}$		V <sub>DD</sub>	V
V <sub>LVR1</sub>	Low Voltage Reset 1		V <sub>LVR</sub> = 2.10V	1.98	2.10	2.22	V
$V_{LVR2}$	Low Voltage Reset 2		V <sub>LVR</sub> = 3.15V	2.98	3.15	3.32	V
V <sub>LVR3</sub>	Low Voltage Reset 3	_	V <sub>LVR</sub> = 4.20V	3.98	4.20	4.42	V
I <sub>OH</sub>	I/O Port Source Current	3V	V <sub>OH</sub> =0.9V <sub>DD</sub>	-2	-4	_	mA
UH		5V	VOH 0.0VDD	-5	-10	_	mA
I <sub>OL1</sub>	1 I/O Port Sink Current	3V	V <sub>OL</sub> =0.1V <sub>DD</sub>	4	8		mA
ULT		5V		10	20	—	mA
I <sub>OL2</sub>	PA7 Sink Current	5V	V <sub>OL</sub> =0.1V <sub>DD</sub>	2	3		mA
R <sub>PH</sub>	Pull-high Resistance	3V		20	60	100	kΩ
' YPH		5V		10	30	50	kΩ

Note: The standby current  $I_{STB1}$  and  $I_{STB2}$  are measured with all I/O pins in input mode and tied to  $V_{\text{DD}}.$ 



Ta=25°C

## A.C. Characteristics

Cumple al	Devenueter		Test Conditions	Min	-	Maria	Dette
Symbol	Parameter	V <sub>DD</sub>	Conditions	Min.	Тур.	Max.	Unit
			2.2V~5.5V	400	_	12000	kHz
f <sub>SYS</sub>	System Clock	_	3.0V~5.5V	400	_	16000	kHz
	3V/5V	Ta=25°C	-2%	4	+2%	MHz	
		3V/5V	Ta=25°C	-2%	8	+2%	MHz
		5V	Ta=25°C	-2%	12	+2%	MHz
		3V/5V	Ta=0~70°C	-5%	4	+5%	MHz
		3V/5V	Ta=0~70°C	-5%	8	+5%	MHz
		5V	Ta=0~70°C	-5%	12	+5%	MHz
		2.2V~ 3.6V	Ta=0~70°C	-8%	4	+8%	MHz
	System Clock	3.0V~ 5.5V	Ta=0~70°C	-8%	4	+8%	MHz
f <sub>HIRC</sub>	(HIRC)	3.0V~ 5.5V	Ta=0~70°C	-8%	8	+8%	MH
		4.5V~ 5.5V	Ta=0~70°C	-8%	12	+8%	MH
		2.2V~ 3.6V	Ta= -40°C~85°C	-12%	4	+12%	MH
		3.0V~ 5.5V	Ta= –40°C~85°C	-12%	4	+12%	МН
		3.0V~ 5.5V	Ta= –40°C~85°C	-12%	8	+12%	MH
		4.5V~ 5.5V	Ta= -40°C~85°C	-12%	12	+12%	MH
		5V	Ta=25°C, R=120kΩ *	-2%	4	+2%	MH:
		5V	Ta=0~70°C, R=120kΩ *	-5%	4	+5%	MH:
f <sub>ERC</sub>	System Clock (ERC)	5V	Ta= -40°C~85°C, R=120kΩ *	-7%	4	+7%	MH
		2.2V~ 5.5V	Ta= –40°C~85°C, R=120kΩ *	-11%	4	+11%	MH
			2.2V~5.5V	0		4000	kHz
f <sub>TIMER</sub>	Timer Input Frequency	_	3.3V~5.5V	0		8000	kHz
	(TMR)		4.5V~5.5V	0	_	12000	kHz
c		3V	_	5	10	15	kHz
f <sub>LIRC</sub>	LIRC Oscillator	5V	_	6.5	13.0	19.5	kHz
t <sub>RES</sub>	External Reset Low Pulse Width	_	_	1	_	_	μs
t <sub>sst</sub>	System Start-up time Period		Wake up from HALT mode	2	128	_	t <sub>SYS</sub>
t <sub>INT</sub>	Interrupt Pulse Width	_	_	1	_	_	μs
t <sub>LVR</sub>	Low Voltage Width to Reset	_	_	0.25	1	2	ms
t <sub>RSTD</sub>	Reset Delay Time	_	_		100		ms

2. \*For f<sub>ERC</sub>, as the resistor tolerance will influence the frequency a precision resistor is recommended.




## **ADC Characteristics**

Design to the second se			Test Conditions	<b>N</b> 4:	<b>T</b>	Marr	
Symbol	Symbol Parameter		Conditions	Min.	Тур.	Max.	Unit
		3V	t =0.5.c	0		0	LSB
DNL	ADC Differential Non-Linearity	5V	t <sub>AD</sub> =0.5μs	-2		2	LSB
	ADC Integral Non-Linearity		t <sub>AD</sub> =0.5µs	-4		4	
INL							LSB
1	I <sub>ADC</sub> Additional Power Consumption if A/D Converter is Used				0.5	0.75	mA
IADC				_	1.0	1.5	mA

## **Power-on Reset Characteristics**

**Test Conditions** Symbol Parameter Min. Max. Unit Тур.  $V_{\text{DD}}$ Conditions VDD Start Voltage to Ensure VPOR 100 mV \_\_\_\_ \_ Power-on Reset VDD raising rate to Ensure  $RR_{VDD}$ 0.035 V/ms Power-on Reset Minimum Time for VDD Stays at t<sub>POR</sub> 1 ms \_\_\_\_ V<sub>POR</sub> to Ensure Power-on Reset \_\_\_\_





Ta=25°C

Ta=25°C




## **System Architecture**

A key factor in the high-performance features of the Holtek range of microcontrollers is attributed to the internal system architecture. The range of devices take advantage of the usual features found within RISC microcontrollers providing increased speed of operation and enhanced performance. The pipelining scheme is implemented in such a way that instruction fetching and instruction execution are overlapped, hence instructions are effectively executed in one cycle, with the exception of branch or call instructions. An 8-bit wide ALU is used in practically all operations of the instruction set. It carries out arithmetic operations, logic operations, rotation, increment, decrement, branch decisions, etc. The internal data path is simplified by moving data through the Accumulator and the ALU. Certain internal registers are implemented in the Data Memory and can be directly or indirectly addressed. The simple addressing methods of these registers along with additional architectural features ensure that a minimum of external components is required to provide a functional I/O and A/D control system with maximum reliability and flexibility.


#### **Clocking and Pipelining**

The main system clock, derived from either a Crystal/Resonator or RC oscillator is subdivided into four internally generated non-overlapping clocks, T1~T4. The Program Counter is incremented at the beginning of the T1 clock during which time a new instruction is fetched. The remaining T2~T4 clocks carry out the decoding and execution functions. In this way, one T1~T4 clock cycle forms one instruction cycle. Although the fetching and execution of instructions takes place in consecutive instruction cycles, the pipelining structure of the microcontroller ensures that instructions are effectively executed in one instruction cycle. The exception to this are instructions where the contents of the Program Counter are changed, such as subroutine calls or jumps, in which case the instruction will take one more instruction cycle to execute.

For instructions involving branches, such as jump or call instructions, two instruction cycles are required to complete instruction execution. An extra cycle is required as the program takes one cycle to first obtain the actual jump or call address and then another cycle to actually execute the branch. The requirement for this extra cycle should be taken into account by programmers in timing sensitive applications.







#### Instruction Fetching



## HT48R005/HT46R005

#### **Program Counter**

During program execution, the Program Counter is used to keep track of the address of the next instruction to be executed. It is automatically incremented by one each time an instruction is executed except for instructions, such as "JMP" or "CALL" that demand a jump to a non-consecutive Program Memory address. Note that the Program Counter width varies with the Program Memory capacity depending upon which device is selected. However, it must be noted that only the lower 8 bits, known as the Program Counter Low Register, are directly addressable by user.

When executing instructions requiring jumps to non-consecutive addresses such as a jump instruction, a subroutine call, interrupt or reset, etc., the microcontroller manages program control by loading the required address into the Program Counter. For conditional skip instructions, once the condition has been met, the next instruction, which has already been fetched during the present instruction execution, is discarded and a dummy cycle takes its place while the correct instruction is obtained.

	Program C	Counter
Device	Program Counter High Byte	PCL Register
HT48R005 HT46R005	PC9~PC8	PCL7~PCL0


The lower byte of the Program Counter, known as the Program Counter Low register or PCL, is available for program control and is a readable and writeable register. By transferring data directly into this register, a short program jump can be executed directly, however, as only this low byte is available for manipulation, the jumps are limited to the present page of memory, that is 256 locations. When such program jumps are executed it should also be noted that a dummy cycle will be inserted.

The lower byte of the Program Counter is fully accessible under program control. Manipulating the PCL might cause program branching, so an extra cycle is needed to pre-fetch. Further information on the PCL register can be found in the Special Function Register section.

#### Stack

This is a special part of the memory which is used to save the contents of the Program Counter only. The stack is neither part of the Data or Program Memory space, and is neither readable nor writeable. The activated level is indexed by the Stack Pointer, SP, and is neither readable nor writeable. At a subroutine call or interrupt acknowledge signal, the contents of the Program Counter are pushed onto the stack. At the end of a subroutine or an interrupt routine, signaled by a return instruction, RET or RETI, the Program Counter is restored to its previous value from the stack. After a device reset, the Stack Pointer will point to the top of the stack.

If the stack is full and an enabled interrupt takes place, the interrupt request flag will be recorded but the acknowledge signal will be inhibited. When the Stack Pointer is decremented, by RET or RETI, the interrupt will be serviced. This feature prevents stack overflow allowing the programmer to use the structure more easily. However, when the stack is full, a CALL subroutine instruction can still be executed which will result in a stack overflow. Precautions should be taken to avoid such cases which might cause unpredictable program branching.



#### Arithmetic and Logic Unit – ALU

The arithmetic-logic unit or ALU is a critical area of the microcontroller that carries out arithmetic and logic operations of the instruction set. Connected to the main microcontroller data bus, the ALU receives related instruction codes and performs the required arithmetic or logical operations after which the result will be placed in the specified register. As these ALU calculation or operations may result in carry, borrow or other status changes, the status register will be correspondingly updated to reflect these changes. The ALU supports the following functions:

- Arithmetic operations: ADD, ADDM, ADC, ADCM, SUB, SUBM, SBC, SBCM, DAA
- Logic operations: AND, OR, XOR, ANDM, ORM, XORM, CPL, CPLA
- Rotation RRA, RR, RRCA, RRC, RLA, RL, RLCA, RLC
- Increment and Decrement INCA, INC, DECA, DEC
- Branch decision, JMP, SZ, SZA, SNZ, SIZ, SDZ, SIZA, SDZA, CALL, RET, RETI



## **Program Memory**

The Program Memory is the location where the user code or program is stored. The device is supplied with One-Time Programmable, OTP, memory where users can program their application code into the device. By using the appropriate programming tools, OTP devices offer users the flexibility to freely develop their applications which may be useful during debug or for products requiring frequent upgrades or program changes.

#### Structure

The Program Memory has a capacity of  $0.5K\times14$  to  $2K\times15$ . The Program Memory is addressed by the Program Counter and also contains data, table information and interrupt entries. Table data, which can be setup in any location within the Program Memory, is addressed by separate table pointer registers.

#### **Special Vectors**

Within the Program Memory, certain locations are reserved for special usage such as reset and interrupts.

Reset Vector

This vector is reserved for use by the device reset for program initialisation. After a device reset is initiated, the program will jump to this location and begin execution.

• External interrupt vector

This vector is used by the external interrupt. If the external interrupt pin on the device receives an edge transition, the program will jump to this location and begin execution if the external interrupt is enabled and the stack is not full. The external interrupt active edge transition type, whether high to low, low to high or both is specified in the CTRL1 register. · Timer/Event counter interrupt vector

This internal vector is used by the Timer/Event Counters. If a Timer/Event Counter overflow occurs, the program will jump to its respective location and begin execution if the associated Timer/Event Counter interrupt is enabled and the stack is not full.


· A/D interrupt vector

This internal vector is used by the A/D converter. If A/D conversion complete , the program will jump to this location and begin execution if the A/D interrupt is enabled and the stack is not full.

#### Look-up Table

Any location within the Program Memory can be defined as a look-up table where programmers can store fixed data. To use the look-up table, the table pointer must first be setup by placing the lower order address of the look up data to be retrieved in the table pointer register, TBLP. This register defines the lower 8-bit address of the look-up table.


After setting up the table pointer, the table data can be retrieved from the current Program Memory page or last Program Memory page using the "TABRDC[m]" or "TABRDL [m]" instructions, respectively. When these instructions are executed, the lower order table byte from the Program Memory will be transferred to the user defined Data Memory register [m] as specified in the instruction. The higher order table data byte from the Program Memory will be transferred to the TBLH special register. Any unused bits in this transferred higher order byte will be read as "0".



**Program Memory Structure** 



The following diagram illustrates the addressing/data flow of the look-up table:



#### **Table Program Example**

The accompanying example shows how the table pointer and table data is defined and retrieved from the device. This example uses raw table data located in the last page which is stored there using the ORG statement. The table pointer is setup here to have an initial value of "06H". This will ensure that the first data read from the data table will be at the Program Memory address "106H" or 6 locations after the start of the last page. Note that the value for the table pointer is referenced to the first address of the present page if the "TABRDC [m]" instruction is being used. The high byte of the table data which in this case is equal to zero will be transferred to the TBLH register automatically when the "TABRDL [m]" instruction is executed.

Because the TBLH register is a read-only register and cannot be restored, care should be taken to ensure its protection if both the main routine and Interrupt Service Routine use the table read instructions. If using the table read instructions, the Interrupt Service Routines may change the value of TBLH and subsequently cause errors if used again by the main routine. As a rule it is recommended that simultaneous use of the table read instructions should be avoided. However, in situations where simultaneous use cannot be avoided, the interrupts should be disabled prior to the execution of any main routine table-read instructions. Note that all table related instructions require two instruction cycles to complete their operation.

Instruction				-	Table Loc	ation Bits	5			
Instruction	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
TABRDC [m]	PC9	PC8	@7	@6	@5	@4	@3	@2	@1	@0
TABRDL [m]	1	1	@7	@6	@5	@4	@3	@2	@1	@0

**Table Location** 

Note: PC9~PC8: Current program Counter bits @7~@0: Table Pointer TBLP bits

#### • Table Read Program Example - 0.5K ROM size

· Table Read Flogram	
	; temporary register #1 ; temporary register #2
mov a,06h	; initialise table pointer - note that this address is referenced
mov tblp,a : :	; to the last page or present page
tabrdl tempreg1	; transfers value in table referenced by table pointer to tempregl ; data at prog. memory address "106H" transferred to tempregl and TBLH
dec tblp	; reduce value of table pointer by one
tabrdl tempreg2	<pre>; transfers value in table referenced by table pointer to tempreg2 ; data at prog.memory address "105H" transferred to tempreg2 and TBLH ; in this example the data "1AH" is transferred to ; tempreg1 and data "0FH" to register tempreg2 ; the value "00H" will be transferred to the high byte register TBLH</pre>
:	
org 100h	; sets initial address of last page
dc 00Ah, 00Bh, 00C : :	ch, 00Dh, 00Eh, 00Fh, 01Ah, 01Bh



#### **Data Memory**


The Data Memory is a volatile area of 8-bit wide RAM internal memory and is the location where temporary information is stored.

#### Structure

Divided into two sections, the first of these is an area of RAM where special function registers are located. These registers have fixed locations and are necessary for correct operation of the device. Many of these registers can be read from and written to directly under program control, however, some remain protected from user manipulation. The second area of Data Memory is reserved for general purpose use. All locations within this area are read and write accessible under program control.

The two sections of Data Memory, the Special Purpose and General Purpose Data Memory are located at consecutive locations. All are implemented in RAM and are 8 bits wide but the length of each memory section is dictated by the type of microcontroller chosen. The start address of the Data Memory for all devices is the address "00H".

All microcontroller programs require an area of read/write memory where temporary data can be stored and retrieved for use later. It is this area of RAM memory that is known as General Purpose Data Memory. This area of Data Memory is fully accessible by the user program for both read and write operations. By using the "SET [m].i" and "CLR [m].i" instructions individual bits can be set or reset under program control giving the user a large range of flexibility for bit manipulation in the Data Memory.



**Data Memory Structure** 

Note: Most of the Data Memory bits can be directly manipulated using the "SET [m].i" and "CLR [m].i" with the exception of a few dedicated bits. The Data Memory can also be accessed through the memory pointer registers.

#### **Special Purpose Data Memory**

This area of Data Memory is where registers, necessary for the correct operation of the microcontroller, are stored. Most of the registers are both readable and writeable but some are protected and are readable only, the details of which are located under the relevant Special Function Register section. Note that for locations that are unused, any read instruction to these addresses will return the value "00H".

	HT48R005	HT46R005
00H	IAR0	IAR0
01H	MP0	MP0
02H	IAR1	IAR1
03H	MP1	MP1
04H		
05H	ACC	ACC
06H	PCL	PCL
07H	TBLP	TBLP
08H	TBLH	TBLH
09H	WDTS	WDTS
0AH	STATUS	STATUS
0BH	INTC0	INTC0
0CH	TMR0	TMR0
	TMR0C	TMR0
0DH	TMRUC	TMRUC
0EH		
0FH		
10H	PA	PA
11H	PAC	PAC
12H	PAPU	PAPU
13H	PAWK	PAWK
14H		
15H		
16H		
17H		
18H		
19H		
1AH	CTRL0	CTRL0
1BH	CTRL1	CTRL1
1CH		
1DH		
1EH		
1FH		
20H		ADRL
21H		ADRH
22H		ADCR
23H		ACSR
24H		710011
25H		
2011		
5FH		
SEH		
	: Unused	d, read as "00"

**Special Purpose Data Memory** 



#### **Special Function Registers**

To ensure successful operation of the microcontroller, certain internal registers are implemented in the Data Memory area. These registers ensure correct operation of internal functions such as timers, interrupts, etc., as well as external functions such as I/O data control. The location of these registers within the Data Memory begins at the address "00H". Any unused Data Memory locations between these special function registers and the point where the General Purpose Memory begins is reserved and attempting to read data from these locations will return a value of "00H".

#### Indirect Addressing Registers - IAR0, IAR1

The Indirect Addressing Registers, IAR0 and IAR1, although having their locations in normal RAM register space, do not actually physically exist as normal registers. The method of indirect addressing for RAM data manipulation uses these Indirect Addressing Registers and Memory Pointers, in contrast to direct memory addressing, where the actual memory address is specified. Actions on the IAR0 and IAR1 registers will result in no actual read or write operation to these registers but rather to the memory location specified by their corresponding Memory Pointer, MP0 or MP1. Acting as a pair, IAR0 with MP0 and IAR1 with MP1 can together access data from the Data Memory. As the Indirect Addressing Registers are not physically implemented, reading the Indirect Addressing Registers indirectly will return a result of "00H" and writing to the registers indirectly will result in no operation.

#### Memory Pointers - MP0, MP1

Two Memory Pointers, known as MP0 and MP1 are provided. These Memory Pointers are physically implemented in the Data Memory and can be manipulated in the same way as normal registers providing a convenient way with which to indirectly address and track data. When any operation to the relevant Indirect Addressing Registers is carried out, the actual address that the microcontroller is directed to, is the address specified by the related Memory Pointer. The following example shows how to clear a section of four Data Memory locations already defined as locations adres1 to adres4.

#### Accumulator – ACC

The Accumulator is central to the operation of any microcontroller and is closely related with operations carried out by the ALU. The Accumulator is the place where all intermediate results from the ALU are stored. Without the Accumulator it would be necessary to write the result of each calculation or logical operation such as addition, subtraction, shift, etc., to the Data Memory resulting in higher programming and timing overheads. Data transfer operations usually involve the temporary storage function of the Accumulator; for example, when transferring data between one user defined register and another, it is necessary to do this by passing the data through the Accumulator as no direct transfer between two registers is permitted.

#### • Indirect Addressing Program Example

data .section 'data' adres1 db ? adres2 db ? adres3 db ? adres4 db ? block db ? code .section at 0 code org 00h	
start: mov a,04h mov block,a mov a,offset adres1 mov mp0,a	; setup size of block ; Accumulator loaded with first RAM address ; setup memory pointer with first RAM address
loop: clr IAR0 inc mp0 sdz block jmp loop	; clear the data at address defined by MPO ; increment memory pointer ; check if last memory location has been cleared
continue:	

The important point to note here is that in the example shown above, no reference is made to specific Data Memory addresses.



#### **Program Counter Low Register – PCL**

To provide additional program control functions, the low byte of the Program Counter is made accessible to programmers by locating it within the Special Purpose area of the Data Memory. By manipulating this register, direct jumps to other program locations are easily implemented. Loading a value directly into this PCL register will cause a jump to the specified Program Memory location, however, as the register is only 8-bit wide, only jumps within the current Program Memory page are permitted. When such operations are used, note that a dummy cycle will be inserted.

#### Status Register - STATUS

This 8-bit register contains the zero flag (Z), carry flag (C), auxiliary carry flag (AC), overflow flag (OV), power down flag (PDF), and watchdog time-out flag (TO). These arithmetic/logical operation and system management flags are used to record the status and operation of the microcontroller.

With the exception of the TO and PDF flags, bits in the status register can be altered by instructions like most other registers. Any data written into the status register will not change the TO or PDF flag. In addition, operations related to the status register may give different results due to the different instruction operations. The TO flag can be affected only by a system power-up, a WDT time-out or by executing the "CLR WDT" or "HALT" instruction. The PDF flag is affected only by executing the "HALT" or "CLR WDT" instruction or during a system power-up.

The Z, OV, AC and C flags generally reflect the status of the latest operations.

In addition, on entering an interrupt sequence or executing a subroutine call, the status register will not be pushed onto the stack automatically. If the contents of the status registers are important and if the interrupt routine can change the status register, precautions must be taken to correctly save it. Note that bits 0~3 of the STATUS register are both readable and writeable bits.

#### Input/Output Ports and Control Registers

Within the area of Special Function Registers, the port PA data I/O register and its associated control register PAC plays a prominent role. This register is mapped to specific address within the Data Memory as shown in the Data Memory table. The data I/O registers, are used to transfer the appropriate output or input data on the port. The control registers specifies which pins of the port are set as inputs and which are set as outputs. To setup a pin as an input, the corresponding bit of the control register must be set high, for an output it must be set

#### STATUS Register

Bit	7	6	5	4	3	2	1	0
Name			то	PDF	OV	Z	AC	С
R/W	_		R	R	R/W	R/W	R/W	R/W
POR	_		0	0	х	х	х	х

"x" unknown

Rev. 1.00	18	November 29, 20
	C is also affected by a rotate through carry instruction.	
	1: an operation results in a carry during an addition operation or if a during a subtraction operation	borrow does not take place
Bit 0	C: Carry flag 0: no carry-out	
	0: no auxiliary carry 1: an operation results in a carry out of the low nibbles in addition, on high nibble into the low nibble in subtraction	or no borrow from the
Bit 1	AC: Auxiliary flag	
Bit 2	<ul> <li>Z: Zero flag</li> <li>0: The result of an arithmetic or logical operation is not zero</li> <li>1: The result of an arithmetic or logical operation is zero</li> </ul>	
	<ul><li>0: no overflow</li><li>1: an operation results in a carry into the highest-order bit but not a highest-order bit or vice versa.</li></ul>	carry out of the
Bit 3	OV: Overflow flag	
	1: By executing the "HALT" instruction	
DIL 4	0: After power up or executing the "CLR WDT" instruction	
Bit 4	1: A watchdog time-out occurred. <b>PDF</b> : Power down flag	
	0: After power up or executing the "CLR WDT" or "HALT" instructio	n
Bit 5	TO: Watchdog Time-Out flag	
Bit 7, 6	Unimplemented, read as "0"	



low. During program initialisation, it is important to first setup the control registers to specify which pins are outputs and which are inputs before reading data from or writing data to the I/O ports. One flexible feature of these registers is the ability to directly program single bits using the "SET [m].i" and "CLR [m].i" instructions. The ability to change I/O pins from output to input and vice versa by manipulating specific bits of the I/O control registers during normal program operation is a useful feature of these devices.

#### System Control Registers - CTRL0, CTRL1

These registers are used to provide control over various internal functions. Some of these include the Buzzer control, external Interrupt edge trigger type and Watch-dog Timer enable function.

#### Wake-up Function Register – PAWK

When the microcontroller enters the Sleep Mode, various methods exist to wake the device up and continue with normal operation. One method is to allow a falling edge on the I/O pins to have a wake-up function. This register is used to select which Port A I/O pins are used to have this wake-up function.

#### Pull-high Registers – PAPU

The I/O pins, if configured as inputs, can have internal pull-high resistors connected, which eliminates the need for external pull-high resistors. This register selects which I/O pins are connected to internal pull-high resistors.

#### CTRL0 Register

Bit	7	6	5	4	3	2	1	0
Name		—			BZEN1	BZEN0		—
R/W		_	_		R/W	R/W	_	
POR					0	0		

Bit 7~4	unimplemented, read as "0"
Bit 3~2	BZEN1, BZEN0: BZ/BZ enable/disable
	00: both disabled
	01: Reserved
	10: BZ only enabled
	11: BZ and $\overline{BZ}$ enabled
	When BZ or $\overline{BZ}$ is disabled, the I/O port will have general I/O functions. If enabled, the BZ or
	$\overline{BZ}$ outputs will still be controlled by the related I/O port control and data settings. Refer to the
	Buzzer Function section for details.

Bit 1~04 unimplemented, read as "0"

#### CTRL1 Register

Bit	7	6	5	4	3	2	1	0
Name	INTEG1	INTEG0	_		WDTEN3	WDTEN2	WDTEN1	WDTEN0
R/W	R/W	R/W			R/W	R/W	R/W	R/W
POR	1	0		—	1	0	1	0
Bit 7, 6	INTEG1, INTEG0: External interrupt edge type 00: disable 01: rising edge trigger 10: falling edge trigger 11: dual edge trigger							
Bit 5, 4	unimplemented, read as "0"							
Bit 3~0	WDTEN3, WDTEN2, WDTEN1, WDTEN0: WDT function enable 1010: WDT disabled Other values: WDT enabled - Recommended value is 0101 If the "watchdog timer enable" configuration option is selected, then the watchdog timer will always be enabled and the WDTEN3~WDTEN0 control bits will have no effect.							
Note:	The WDT is only disabled when both the WDT configuration option is disabled and when bits WDTEN3~WDTEN0=1010.							
	The WDT is enabled when either the WDT configuration option is enabled or when bits WDTEN3~WDTEN0 $\neq$ 1010.							



#### Oscillator

Various oscillator options offer the user a wide range of functions according to their various application requirements. The flexible features of the oscillator functions ensure that the best optimisation can be achieved in terms of speed and power saving. Oscillator selections and operation are selected through a combination of configuration options and registers.

#### System Oscillator Overview

In addition to being the source of the main system clock the oscillators also provide clock sources for the Watchdog Timer function. External oscillators requiring some external components as well as a two fully integrated internal oscillators, requiring no external components, are provided to form a wide range of both fast and slow system oscillators.


Туре	Name	Freq.
External Crystal	НХТ	400kHz~ 12MHz
External RC	ERC	400kHz~ 12MHz
Internal High Speed RC	HIRC	4, 8 or 12MHz
Internal Low Speed RC	LIRC	13kHz

#### System Clock Configurations

There are four system oscillators. Three high speed oscillators and one low speed oscillator. The high speed oscillators are the external crystal/ceramic oscillator - HXT, the external - ERC, and the internal RC oscillator - HIRC. The low speed oscillator is the internal 13kHz ( $V_{DD}$ =5V) oscillator - LIRC.

#### External Crystal/Resonator Oscillator – HXT

The simple connection of a crystal across OSC1 and OSC2 will create the necessary phase shift and feedback for oscillation. However, for some crystals and most resonator types, to ensure oscillation and accurate frequency generation, it is necessary to add two small value external capacitors, C1 and C2. The exact values



Note: 1. Rp is normally not required. C1 and C2 are required.2. Although not shown OSC1/OSC2 pins have a parasitic capacitance of around 7pF.

Crystal/Resonator Oscillator - HXT


of C1 and C2 should be selected in consultation with the crystal or resonator manufacturer's specification.

Crystal Oscillator C1 and C2 Values						
Crystal Frequency	C1	C2				
12MHz	8pF	10pF				
8MHz	8pF	10pF				
4MHz	8pF	10pF				
1MHz 100pF 100pF						
Note: C1 and C2 values are for guidance only.						

**Crystal Recommended Capacitor Values** 

#### External RC Oscillator - ERC

Using the ERC oscillator only requires that a resistor, with a value between  $24k\Omega$  and  $1.5M\Omega$ , is connected between OSC1 and VDD, and a capacitor is connected between OSC and ground, providing a low cost oscillator configuration. It is only the external resistor that determines the oscillation frequency; the external capacitor has no influence over the frequency and is connected for stability purposes only. Device trimming during the manufacturing process and the inclusion of internal frequency compensation circuits are used to ensure that the influence of the power supply voltage, temperature and process variations on the oscillation frequency are minimised. As a resistance/frequency reference point, it can be noted that with an external 120K resistor connected and with a 5V voltage power supply and temperature of 25 degrees, the oscillator will have a frequency of 4MHz within a tolerance of 2%. Here only the OSC1 pin is used, which is shared with I/O pin PA6, leaving pin PA5 free for use as a normal I/O pin.



External RC Oscillator – ERC



#### Internal RC Oscillator – HIRC

The internal RC oscillator is a fully integrated system oscillator requiring no external components. The internal RC oscillator has three fixed frequencies of either 4MHz, 8MHz or 12MHz. Device trimming during the manufacturing process and the inclusion of internal frequency compensation circuits are used to ensure that the influence of the power supply voltage, temperature and process variations on the oscillation frequency are minimised. As a result, at a power supply of either 3V or 5V and at a temperature of 25 degrees, the fixed oscillation frequency of 4MHz, 8MHz or 12MHz will have a tolerance within 2%. Note that if this internal system clock option is selected, as it requires no external pins for its operation, I/O pins PA5 and PA6 are free for use as normal I/O pins.



Note: PA5/PA6 used as normal I/Os Internal RC Oscillator – HIRC

#### Internal Low Speed Oscillator - LIRC

The LIRC is a fully self-contained free running on-chip RC oscillator with a typical frequency of 13kHz at 5V requiring no external components. When the device enters the Sleep Mode, the system clock will stop running but the WDT oscillator continues to free-run and to keep the watchdog active. However, to preserve power in certain applications the LIRC can be disabled via a configuration option.

#### **Operating Modes**

The system can be selected to operate in two modes. These Modes are Normal and Sleep.



Operating	OSC1/OSC2 Configuration					
Mode	НХТ	ERC	HIRC			
Normal	Run	Run	Run			
Sleep	Stop	Stop	Stop			

#### **Operating Mode Control**

#### Mode Switching

The devices are switched between one mode and another using the HALT instruction. The HALT instruction forces the system into the Sleep Mode.


When a HALT instruction is executed, the system enters the Sleep mode the following conditions exist:

- The system oscillator will stop running and the application program will stop at the "HALT" instruction.
- The Data Memory contents and registers will maintain their present condition.
- The WDT will be cleared and resume counting if the WDT clock source is selected to come from the WDT oscillator. The WDT will stop if its clock source originates from the system clock.
- The I/O ports will maintain their present condition.
- In the status register, the Power Down flag, PDF, will be set and the Watchdog time-out flag, TO, will be cleared.

#### **Standby Current Considerations**

As the main reason for entering the Sleep Mode is to keep the current consumption of the MCU to as low a value as possible, perhaps only in the order of several micro-amps, there are other considerations which must also be taken into account by the circuit designer if the power consumption is to be minimised.

Special attention must be made to the I/O pins on the device. All high-impedance input pins must be connected to either a fixed high or low level as any floating input pins could create internal oscillations and result in



#### System Clock Configurations



increased current consumption. Care must also be taken with the loads, which are connected to I/O pins, which are setup as outputs. These should be placed in a condition in which minimum current is drawn or connected only to external circuits that do not draw current, such as other CMOS inputs.

If the configuration options have enabled the Watchdog Timer internal oscillator LIRC then this will continue to run when in the Sleep Mode and will thus consume some power. For power sensitive applications it may be therefore preferable to use the system clock source for the Watchdog Timer.

#### Wake-up

After the system enters the Sleep Mode, it can be woken up from one of various sources listed as follows:

- An external reset
- · An external falling edge on PA0 to PA7
- A system interrupt
- A WDT overflow

If the system is woken up by an external reset, the device will experience a full system reset, however, if the device is woken up by a WDT overflow, a Watchdog Timer reset will be initiated. Although both of these wake-up methods will initiate a reset operation, the actual source of the wake-up can be determined by examining the TO and PDF flags. The PDF flag is cleared by a system power-up or executing the clear Watchdog Timer instructions and is set when executing the "HALT" instruction. The TO flag is set if a WDT time-out occurs, and causes a wake-up that only resets the Program Counter and Stack Pointer, the other flags remain in their original status.

Pins PA0 to PA7 can be setup via the PAWK register to permit a negative transition on the pin to wake-up the system. When a PA0 to PA7 pin wake-up occurs, the pro-

gram will resume execution at the instruction following the "HALT" instruction.

If the system is woken up by an interrupt, then two possible situations may occur. The first is where the related interrupt is disabled or the interrupt is enabled but the stack is full, in which case the program will resume execution at the instruction following the "HALT" instruction. In this situation, the interrupt which woke-up the device will not be immediately serviced, but will rather be serviced later when the related interrupt is finally enabled or when a stack level becomes free. The other situation is where the related interrupt is enabled and the stack is not full, in which case the regular interrupt response takes place. If an interrupt request flag is set to "1" before entering the Sleep Mode, then any future interrupt requests will not generate a wake-up function of the related interrupt will be ignored.

No matter what the source of the wake-up event is, once a wake-up event occurs, there will be a time delay before normal program execution resumes. Consult the table for the related time.

Wake up Source	Oscillator Type		
Wake-up Source	ERC, IRC	НХТ	
External RES, Power-on Reset and LVR	t <sub>RSTD</sub> + t <sub>SST1</sub>	t <sub>RSTD</sub> + t <sub>SST2</sub>	
PA Port			
Interrupt	t <sub>SST1</sub>	t <sub>SST2</sub>	
WDT Overflow			

Note: 1. t<sub>RSTD</sub> (reset delay time), t<sub>SYS</sub> (system clock) 2. t<sub>RSTD</sub> is power-on delay, typical time=100ms

3.  $t_{SST1}$ = 2 ×  $t_{SYS}$ 

4.  $t_{SST2}$ = 128 ×  $t_{SYS}$ 

Wake-up Delay Time



#### Watchdog Timer

The Watchdog Timer, also known as the WDT, is provided to inhibit program malfunctions caused by the program jumping to unknown locations due to certain uncontrollable external events such as electrical noise.

#### Watchdog Timer Operation

It operates by providing a device reset when the Watchdog Timer counter overflows. Note that if the Watchdog Timer function is not enabled, then any instructions related to the Watchdog Timer will result in no operation.

Setting up the various Watchdog Timer options are controlled via the configuration options and two internal registers WDTS and CTRL1. Enabling the Watchdog Timer can be controlled by both a configuration option and the WDTEN bits in the CTRL1 internal register in the Data Memory.

Configuration Option	CTRL1 Register	WDT Function
Disable	Disable	OFF
Disable	Enable	ON
Enable	х	ON


Watchdog Timer On/Off Control

The Watchdog Timer will be disabled if bits WDTEN3~WDTEN0 in the CTRL1 register are written with the binary value 1010B and WDT configuration option is disable. This will be the condition when the device is powered up. Although any other data written to WDTEN3~WDTEN0 will ensure that the Watchdog Timer is enabled, for maximum protection it is recommended that the value 0101B is written to these bits.

The Watchdog Timer clock can emanate from three different sources, selected by configuration option. These are  $f_{SYS}/4$ , or LIRC. It is important to note that when the system enters the Sleep Mode the instruction clock is stopped, therefore if the configuration options have selected  $f_{SYS}/4$  as the Watchdog Timer clock source, the

Watchdog Timer will cease to function. For systems that operate in noisy environments, using the LIRC as the clock source is therefore the recommended choice. The division ratio of the prescaler is determined by bits 0, 1 and 2 of the WDTS register, known as WS0, WS1 and WS2. If the Watchdog Timer internal clock source is selected and with the WS0, WS1 and WS2 bits of the WDTS register all set high, the prescaler division ratio will be 1:128, which will give a maximum time-out period.

Under normal program operation, a Watchdog Timer time-out will initialise a device reset and set the status bit TO. However, if the system is in the Sleep Mode, when a Watchdog Timer time-out occurs, the device will be woken up, the TO bit in the status register will be set and only the Program Counter and Stack Pointer will be reset. Three methods can be adopted to clear the contents of the Watchdog Timer. The first is an external hardware reset, which means a low level on the external reset pin, the second is using the Clear Watchdog Timer software instructions and the third is when a HALT instruction is executed. There are two methods of using software instructions to clear the Watchdog Timer, one of which must be chosen by configuration option. The first option is to use the single "CLR WDT" instruction while the second is to use the two commands "CLR WDT1" and "CLR WDT2". For the first option, a simple execution of "CLR WDT" will clear the Watchdog Timer while for the second option, both "CLR WDT1" and "CLR WDT2" must both be executed to successfully clear the Watchdog Timer. Note that for this second option, if "CLR WDT1" is used to clear the Watchdog Timer, successive executions of this instruction will have no effect, only the execution of a "CLR WDT2" instruction will clear the Watchdog Timer. Similarly after the "CLR WDT2" instruction has been executed, only a successive "CLR WDT1" instruction can clear the Watchdog Timer.





#### • WDTS Register

Bit 2~0

Bit	7	6	5	4	3	2	1	0
Name			_			WS2	WS1	WS0
R/W			_			R/W	R/W	R/W
POR			_			1	1	1

Bit 7~3 : unimplemented, read as "0"

> WS2, WS1, WS0: WDT time-out period selection 000: 2<sup>8</sup> t<sub>WDTCK</sub> 001: 2<sup>9</sup> t<sub>WDTCK</sub> 010: 2<sup>10</sup> t<sub>WDTCK</sub> 011: 2<sup>11</sup> t<sub>WDTCK</sub> 100: 2<sup>12</sup> t<sub>WDTCK</sub>

101: 2<sup>13</sup> t<sub>WDTCK</sub>

101. 2 WDTCK 110: 2<sup>14</sup> t<sub>WDTCK</sub>

111: 2<sup>15</sup> t<sub>WDTCK</sub>

#### **Reset and Initialisation**

A reset function is a fundamental part of any microcontroller ensuring that the device can be set to some predetermined condition irrespective of outside parameters. The most important reset condition is after power is first applied to the microcontroller. In this case, internal circuitry will ensure that the microcontroller, after a short delay, will be in a well defined state and ready to execute the first program instruction. After this power-on reset, certain important internal registers will be set to defined states before the program commences. One of these registers is the Program Counter, which will be reset to zero forcing the microcontroller to begin program execution from the lowest Program Memory address.

In addition to the power-on reset, situations may arise where it is necessary to forcefully apply a reset condition when the microcontroller is running. One example of this is where after power has been applied and the microcontroller is already running, the RES line is forcefully pulled low. In such a case, known as a normal operation reset, some of the microcontroller registers remain unchanged allowing the microcontroller to proceed with normal operation after the reset line is allowed to return high. Another type of reset is when the Watchdog Timer overflows and resets the microcontroller. All types of reset operations result in different register conditions beina setup.

Another reset exists in the form of a Low Voltage Reset, LVR, where a full reset, similar to the RES reset is implemented in situations where the power supply voltage falls below a certain threshold.


#### **Reset Functions**

There are five ways in which a microcontroller reset can occur, through events occurring both internally and externally:

· Power-on Reset

The most fundamental and unavoidable reset is the one that occurs after power is first applied to the microcontroller. As well as ensuring that the Program Memory begins execution from the first memory address, a power-on reset also ensures that certain other registers are preset to known conditions. All the I/O port and port control registers will power up in a high condition ensuring that all pins will be first set to inputs.

Although the microcontroller has an internal RC reset function, if the VDD power supply rise time is not fast enough or does not stabilise quickly at power-on, the internal reset function may be incapable of providing proper reset operation. For this reason it is recommended that an external RC network is connected to the RES pin, whose additional time delay will ensure that the RES pin remains low for an extended period to allow the power supply to stabilise. During this time delay, normal operation of the microcontroller will be inhibited. After the RES line reaches a certain voltage value, the reset delay time t<sub>RSTD</sub> is invoked to provide an extra delay time after which the microcontroller will begin normal operation. The abbreviation SST in the figures stands for System Start-up Timer.




Note: t<sub>RSTD</sub> is power-on delay, typical time=100ms

#### **Power-On Reset Timing Chart**

For most applications a resistor connected between VDD and the RES pin and a capacitor connected between VSS and the RES pin will provide a suitable external reset circuit. Any wiring connected to the RES pin should be kept as short as possible to minimise any stray noise interference.



For applications that operate within an environment where more noise is present the Enhanced Reset Circuit shown is recommended.



Note: "\*" It is recommended that this component is added for added ESD protection

> "\*\*" It is recommended that this component is added in environments where power line noise is significant

#### External RES Circuit

More information regarding external reset circuits is located in Application Note HA0075E on the Holtek website.

RES Pin Reset

This type of reset occurs when the microcontroller is already running and the  $\overline{\text{RES}}$  pin is forcefully pulled low by external hardware such as an external switch. In this case as in the case of other reset, the Program Counter will reset to zero and program execution initiated from this point.




Note: t<sub>RSTD</sub> is power-on delay, typical time=100ms

#### **RES** Reset Timing Chart

Low Voltage Reset – LVR

The microcontroller contains a low voltage reset circuit in order to monitor the supply voltage of the device. The LVR function is selected via a configuration option. If the supply voltage of the device drops to within a range of  $0.9V \sim V_{LVR}$  such as might occur when changing the battery, the LVR will automatically reset the device internally. For a valid LVR signal, a low supply voltage, i.e., a voltage in the range between  $0.9V \sim V_{LVR}$  must exist for a time greater than that specified by  $t_{LVR}$  in the A.C. characteristics. If the low supply voltage state does not exceed this value, the LVR




Note: t<sub>RSTD</sub> is power-on delay, typical time=100ms

Low Voltage Reset Timing Chart

will ignore the low supply voltage and will not perform a reset function. The actual  $V_{LVR}$  value can be selected via configuration options.


 Watchdog Time-out Reset during Normal Operation The Watchdog time-out Reset during normal operation is the same as a hardware RES pin reset except that the Watchdog time-out flag TO will be set to "1".



Note: t<sub>RSTD</sub> is power-on delay, typical time=100ms

#### WDT Time-out Reset during Normal Operation Timing Chart

• Watchdog Time-out Reset during Sleep mode The Watchdog time-out Reset during Sleep mode is a little different from other kinds of reset. Most of the conditions remain unchanged except that the Program Counter and the Stack Pointer will be cleared to "0" and the TO flag will be set to "1". Refer to the A.C. Characteristics for  $t_{SST}$  details.



#### WDT Time-out Reset during Sleep Timing Chart

Note: If the system clock source is provided by ERC or HIRC, the  $t_{SST}$  is 2 clock cycles. If the system clock source is provided by HXT, the  $t_{SST}$  is 128 clock cycles.

#### **Reset Initial Conditions**

The different types of reset described affect the reset flags in different ways. These flags, known as PDF and TO are located in the status register and are controlled by various microcontroller operations, such as the Sleep function or Watchdog Timer. The reset flags are shown in the table:

то	PDF	RESET Conditions
0	0	Power-on reset
u	u	RES or LVR reset during Normal Mode operation
1	u	WDT time-out reset during Normal Mode operation
1	1	WDT time-out reset during Sleep Mode operation

Note: "u" stands for unchanged



The following table indicates the way in which the various components of the microcontroller are affected after a power-on reset occurs.

Item	Condition After RESET
Program Counter	Reset to zero
Interrupts	All interrupts will be disabled
WDT	Clear after reset, WDT begins counting
Timer/Event Counter	Timer Counter will be turned off
Prescaler	The Timer Counter Prescaler will be cleared
Input/Output Ports	I/O ports will be setup as inputs
Stack Pointer	Stack Pointer will point to the top of the stack

The different kinds of resets all affect the internal registers of the microcontroller in different ways. To ensure reliable continuation of normal program execution after a reset occurs, it is important to know what condition the microcontroller is in after a particular reset occurs. The following table describes how each type of reset affects each of the microcontroller internal registers.

#### HT48R005

Register	Power-on Reset	RES or LVR Reset	WDT Time-out (Normal Operation)	WDT Time-out (HALT Mode)
PCL	0000 0000	0000 0000	0000 0000	0000 0000
MP0	1 x x x x x x x x	1 น น น น น น น	1 u u u u u u u	1 น น น น น น น
MP1	1xxx xxxx	1 น น น น น น น	1 u u u u u u u	1 น น น น น น น
ACC	x x x x x x x x x x	uuuu uuuu	uuuu uuuu	uuuu uuuu
TBLP	x x x x x x x x x x	uuuu uuuu	uuuu uuuu	uuuu uuuu
TBLH	xx xxxx	uu uuuu		
WDTS	111	111	111	u u u
STATUS			_ – 1 u u u u u	11 uuuu
INTC0	00-000	00-000	00-000	
TMR0	x x x x x x x x x	x x x x x x x x x	x x x x x x x x x	uuuu uuuu
TMR0C	00-01000	00-01000	00-01000	uu–u uuuu
PA	111111	111111	111111	u u u –  – u u u
PAC	111111	111111	111111	u u u –  – u u u
PAWK	000000	000000	000000	u u u –  – u u u
PAPU	-00000	-00000	-00000	– u u –  – u u u
CTRL0	0 0	0 0	0 0	u u
CTRL1	10 1010	10 1010	10 1010	uu – –  u u u u

Note: "-" not implemented

"u" means "unchanged"

"x" means "unknown"



## HT46R005

Register	Power-on Reset	RES or LVR Reset	WDT Time-out (Normal Operation)	WDT Time-out (HALT Mode)
PCL	0000 0000	0000 0000	0000 0000	0000 0000
MP0	1xxx xxxx	1 น น น น น น น	1 น น น น น น น	1 u u u u u u u
MP1	1xxx xxxx	1 น น น น น น น	1 น น น น น น น	1 u u u u u u u
ACC	XXXX XXXX	uuuu uuuu	uuuu uuuu	uuuu uuuu
TBLP	x x x x x x x x x	uuuu uuuu	uuuu uuuu	uuuu uuuu
TBLH		uu uuuu		uu uuuu
WDTS	111	111	111	u u u
STATUS		uu uuuu	1uuuu	<b>11</b> uuuu
INTC0	-0000000	-0000000	-0000000	-uuuuuu
TMR0	X X X X X X X X X	X X X X X X X X X	X X X X X X X X X	uuuu uuuu
TMR0C	$0\ 0 - 0\ 1\ 0\ 0$	$0\ 0 - 0\ 1\ 0\ 0$	00-01000	uu–u uuuu
PA	111111	111111	111111	uuuuuu
PAC	111111	111111	111111	uuuuuu
PAWK	000000	000000	000000	u u u –  – u u u
PAPU	-00000	-00000	-00000	- u u u u u
CTRL0	0 0	0 0	0 0	u u
CTRL1	101010	101010	101010	uuuuuu
ADRL	x x x x	x x x x	x x x x	uuuu
ADRH	x x x x x x x x x	x x x x x x x x x	x x x x x x x x x	uuuu uuuu
ADCR	01-00000	01-00000	01-00000	uu–u uuuu
ACSR	11000	11000	11000	u u – –  – u u u

Note: "-" not implemented

"u" means "unchanged"

"x" means "unknown"



## Input/Output Ports

Holtek microcontrollers offer considerable flexibility on their I/O ports. Most pins can have either an input or output designation under user program control. Additionally, as there are pull-high resistors and wake-up software configurations, the user is provided with an I/O structure to meet the needs of a wide range of application possibilities.

For input operation, these ports are non-latching, which means the inputs must be ready at the T2 rising edge of instruction "MOV A,[m]", where m denotes the port address. For output operation, all the data is latched and remains unchanged until the output latch is rewritten.

#### **Pull-high Resistors**

Many product applications require pull-high resistors for their switch inputs usually requiring the use of an external resistor. To eliminate the need for these external resistors, when configured as an input have the capability of being connected to an internal pull-high resistor. These pull-high resistors are selectable via a register known as PAPU located in the Data Memory. The pull-high resistors are implemented using weak PMOS transistors. Note that pin PA7 does not have a pull-high resistor selection.

#### Port A Wake-up

If the HALT instruction is executed, the device will enter the Sleep Mode, where the system clock will stop resulting in power being conserved, a feature that is important for battery and other low-power applications. Various methods exist to wake-up the microcontroller, one of which is to change the logic condition on one of the PA0~PA2, PA5~PA7 pins from high to low. After a HALT instruction forces the microcontroller into entering the Sleep Mode, the processor will remain in a low-power state until the logic condition of the selected wake-up pin on Port A changes from high to low. This function is especially suitable for applications that can be woken up via external switches. Note that pins PA0~PA2, PA5~PA7 can be selected individually to have this wake-up feature using an internal register known as PAWK, located in the Data Memory.

#### • PAWK, PAC, PAPU Register

Register	DOD		Bit							
Name	POR	7	6	5	4	3	2	1	0	
PAWK	00H	PAWK7	PAWK6	PAWK5	_		PAWK2	PAWK1	PAWK0	
PAC	FFH	PAC7	PAC6	PAC5	_	_	PAC2	PAC1	PAC0	
PAPU	00H		PAPU6	PAPU5			PAPU2	PAPU1	PAPU0	

"-" Unimplemented, read as "0"

PAWKn: PA wake-up function enable 0: disable 1: enable

PACn: I/O type selection

0: output

1: input

PAPUn: Pull-high function enable

0: disable

1: enable



#### I/O Port Control Registers

Each Port has its own control register, known as PAC which controls the input/output configuration. With this control register, each I/O pin with or without pull-high resistors can be reconfigured dynamically under software control. For the I/O pin to function as an input, the corresponding bit of the control register must be written as a "1". This will then allow the logic state of the input pin to be directly read by instructions. When the corresponding bit of the control register is written as a "0", the I/O pin will be setup as a CMOS output. If the pin is currently setup as an output, instructions can still be used to read the output register. However, it should be noted that the program will in fact only read the status of the output pin.

#### **Pin-shared Functions**

The flexibility of the microcontroller range is greatly enhanced by the use of pins that have more than one function. Limited numbers of pins can force serious design constraints on designers but by supplying pins with multi-functions, many of these difficulties can be overcome. For some pins, the chosen function of the multi-function I/O pins is set by configuration options while for others the function is set by application program control.

• External Interrupt Input

The external interrupt pin, INT, is pin-shared with an I/O pin. To use the pin as an external interrupt input the correct bits in the INTC0 register must be programmed. The pin must also be setup as an input by setting PAC2 bit in the Port Control Register. A pull-high resistor can also be selected via the appropriate port pull-high resistor register. Note that even if the pin is setup as an external interrupt input the I/O function still remains.

• External Timer/Event Counter Input

The Timer/Event Counter pin, TMR is pin-shared with I/O pin. For this shared pin to be used as Timer/Event Counter input, the Timer/Event Counter must be configured to be in the Event Counter or Pulse Width Capture Mode. This is achieved by setting the appropriate bits in the Timer/Event Counter Control Register. The pins must also be setup as inputs by setting the appropriate bit in the Port Control Register. Pull-high resistor options can also be selected using the port pull-high resistor registers. Note that even if the pin is setup as an external timer input the I/O function still remains.

Buzzer Output

The device contains a Buzzer function whose single or dual outputs are pin-shared with I/O pins. The output function of these pin are chosen using the CTRL0 register. Note that the corresponding bit of the port control register, must setup the pin as an output to enable the BZ, BZ output. If the port control register has setup these pins as input, then these pins will function as normal logic input with the usual pull-high selection, even if the Buzzer function has been selected.

#### • A/D Inputs


Each device in this series has either four or eight inputs to the A/D converter. All of these analog inputs are pin-shared with I/O pins on Port A. If these pins are to be used as A/D inputs and not as I/O pins then the corresponding PCRn bits in the A/D converter control register, ADCR, must be properly setup. There are no configuration options associated with the A/D converter. If chosen as I/O pins, then full pull-high resistor configuration options remain, however if used as A/D inputs then any pull-high resistor configuration options associated with these pins will be automatically disconnected.

#### **I/O Pin Structures**

The diagrams illustrate the I/O pin internal structures. As the exact logical construction of the I/O pin may differ from these drawings, they are supplied as a guide only to assist with the functional understanding of the I/O pins.


#### **Programming Considerations**

Within the user program, one of the first things to consider is port initialisation. After a reset, the I/O data register and I/O port control register will be set high. This means that all I/O pins will default to an input state, the level of which depends on the other connected circuitry and whether pull-high options have been selected. If the port control registers, are then programmed to setup some pins as outputs, these output pins will have an initial high output value unless the associated port data register is first programmed. Selecting which pins are inputs and which are outputs can be achieved byte-wide by loading the correct value into the port control register or by programming individual bits in the port control register using the "SET [m].i" and "CLR [m].i" instructions. Note that when using these bit control instructions, a read-modify-write operation takes place. The microcontroller must first read in the data on the entire port, modify it to the required new bit values and then rewrite this data back to the output ports.




Pins PA0 to PA7 each have a wake-up functions, selected via the PAWK register. When the device is in the Sleep Mode, various methods are available to wake the device up. One of these is a high to low transition of any of the these pins. Single or multiple pins on Port A can be setup to have this function.





**Generic Input/Output Ports** 



PA7 NMOS Input/Output Port



#### **Timer/Event Counters**

The provision of timers form an important part of any microcontroller, giving the designer a means of carrying out time related functions. The devices contain from one count-up timer of 8-bit capacity. As the timer has three different operating modes, it can be configured to operate as a general timer, an external event counter or as a pulse width capture device. The provision of an internal prescaler to the clock circuitry on gives added range to the timer.

There are two types of registers related to the Timer/Event Counters. The first is the register that contains the actual value of the timer and into which an initial value can be preloaded. Reading from this register retrieves the contents of the Timer/Event Counter. The second type of associated register is the Timer Control Register which defines the timer options and determines how the timer is to be used. The device can have the timer clock configured to come from the internal clock source. In addition, the timer clock source can also be configured to come from an external timer pin.

## Configuring the Timer/Event Counter Input Clock Source

The Timer/Event Counter clock source can originate from various sources, an internal clock or an external pin. The internal clock source source is used when the timer is in the timer mode or in the pulse width capture mode. For some Timer/Event Counters, this internal clock source is first divided by a prescaler, the division ratio of which is conditioned by the Timer Control Register bits T0PSC0~T0PSC2. For Timer/Event Counter, the internal clock source is for the f<sub>SYS</sub>.

An external clock source is used when the timer is in the event counting mode, the clock source being provided on an external timer pin TMR. Depending upon the condition of the T0EG bit, each high to low, or low to high transition on the external timer pin will increment the counter by one.

#### **Timer Registers – TMR**

The timer register is special function register located in the Special Purpose Data Memory and is the place

where the actual timer value is stored. This register is known as TMR0. The value in the timer registers increases by one each time an internal clock pulse is received or an external transition occurs on the external timer pin. The timer will count from the initial value loaded by the preload register to the full count of FFH at which point the timer overflows and an internal interrupt signal is generated. The timer value will then be reset with the initial preload register value and continue counting.


Note that to achieve a maximum full range count of FFH, the preload register must first be cleared to all zeros. It should be noted that after power-on, the preload registers will be in an unknown condition. Note that if the Timer/Event Counter is in an OFF condition and data is written to its preload register, this data will be immediately written into the actual counter. However, if the counter is enabled and counting, any new data written into the preload data register during this period will remain in the preload register and will only be written into the actual counter the next time an overflow occurs.

#### **Timer Control Registers – TMR0C**

The flexible features of the Holtek microcontroller Timer/Event Counters enable them to operate in three different modes, the options of which are determined by the contents of their respective control register.

The Timer Control Register is known as TMR0C. It is the Timer Control Register together with its corresponding timer register that control the full operation of the Timer/Event Counter. Before the timer can be used, it is essential that the Timer Control Register is fully programmed with the right data to ensure its correct operation, a process that is normally carried out during program initialisation.

To choose which of the three modes the timer is to operate in, either in the timer mode, the event counting mode or the pulse width capture mode, bits 7 and 6 of the Timer Control Register, which are known as the bit pair T0M1/T0M0, must be set to the required logic levels. The timer-on bit, which is bit 4 of the Timer Control Register and known as T0ON, provides the basic on/off con-



#### 8-bit Timer/Event Counter Structure

Rev. 1.00



## • TMR0C Register

Bit	7	6	5	4	3	2	1	0
Name	T0M1	томо		T0ON	T0EG	T0PSC2	T0PSC1	T0PSC0
R/W	R/W	R/W		R/W	R/W	R/W	R/W	R/W
POR	0	0		0	1	0	0	0
Bit 7,6	TOM1, TOM0: Timer operation mode selection         00: no mode available         01: event counter mode         10: timer mode         11: pulse width capture mode							
Bit 5	Unimpler	nented, read	as "0"					
Bit 4	<b>T0ON</b> : Timer/event counter counting enable 0: disable 1: enable							
Bit 3	<b>TOEG</b> : Event counter active edge selection 0: count on raising edge 1: count on falling edge Pulse Width Capture active edge selection 0: start counting on falling edge, stop on rasing edge 1: start counting on raising edge, stop on falling edge							
Bit 2~0	<b>TOPSC2, TOPSC1, TOPSC0</b> : Timer prescaler rate selection Timer internal clock= 000: $f_{TP}$ 001: $f_{TP}/2$ 010: $f_{TP}/4$ 011: $f_{TP}/8$ 100: $f_{TP}/16$ 101: $f_{TP}/32$ 110: $f_{TP}/64$ 111: $f_{TP}/128$							



trol of the respective timer. Setting the bit high allows the counter to run, clearing the bit stops the counter. Bits 0~2 of the Timer Control Register determine the division ratio of the input clock prescaler. The prescaler bit settings have no effect if an external clock source is used. If the timer is in the event count or pulse width capture mode, the active transition edge level type is selected by the logic level of bit 3 of the Timer Control Register which is known as T0EG.

#### **Timer Mode**

In this mode, the Timer/Event Counter can be utilised to measure fixed time intervals, providing an internal interrupt signal each time the Timer/Event Counter overflows. To operate in this mode, the Operating Mode Select bit pair, T0M1/T0M0, in the Timer Control Register must be set to the correct value as shown.

Control Register Operating Mode Select Bits for the Timer Mode



In this mode the internal clock is used as the timer clock. The timer input clock source is either  $f_{SYS}$  or  $f_{SYS}/4$ . However, this timer clock source is further divided by a prescaler, the value of which is determined by the bits T0PSC2~T0PSC0 in the Timer Control Register. The timer-on bit, T0ON must be set high to enable the timer to run. Each time an internal clock high to low transition occurs, the timer increments by one; when the timer is full and overflows, an interrupt signal is generated and the timer will reload the value already loaded into the preload register and continue counting. A timer overflow condition and corresponding internal interrupt is one of the wake-up sources, however, the internal interrupts can be disabled by ensuring that the T0EG bits of the INTC0 register are reset to zero.

#### **Event Counter Mode**

In this mode, a number of externally changing logic events, occurring on the external timer TMR pin, can be recorded by the Timer/Event Counter. To operate in this mode, the Operating Mode Select bit pair, T0M1/T0M0, in the Timer Control Register must be set to the correct value as shown.

Control Register Operating Mode Select Bits for the Event Counter Mode




In this mode, the external timer TMR pin, is used as the Timer/Event Counter clock source, however it is not divided by the internal prescaler. After the other bits in the Timer Control Register have been setup, the enable bit T0ON, which is bit 4 of the Timer Control Register, can be set high to enable the Timer/Event Counter to run. If the Active Edge Select bit, T0EG, which is bit 3 of the Timer Control Register, is low, the Timer/Event Counter will increment each time the external timer pin receives a low to high transition. If the T0EG is high, the counter will increment each time the external timer pin receives a high to low transition. When it is full and overflows, an interrupt signal is generated and the Timer/Event Counter will reload the value already loaded into the preload register and continue counting. The interrupt can be disabled by ensuring that the Timer/Event Counter Interrupt Enable bit in the corresponding Interrupt Control Register, is reset to zero.

As the external timer pin is shared with an I/O pin, to ensure that the pin is configured to operate as an event counter input pin, two things have to happen. The first is to ensure that the Operating Mode Select bits in the Timer Control Register place the Timer/Event Counter in the Event Counting Mode, the second is to ensure that the port control register configures the pin as an input. It should be noted that in the event counting mode, even if the microcontroller is in the Sleep Mode, the Timer/Event Counter will continue to record externally changing logic events on the timer input TMR pin. As a result when the timer overflows it will generate a timer interrupt and corresponding wake-up source.

#### **Pulse Width Capture Mode**

In this mode, the Timer/Event Counter can be utilised to measure the width of external pulses applied to the external timer pin. To operate in this mode, the Operating Mode Select bit pair, T0M1/T0M0, in the Timer Control Register must be set to the correct value as shown.





Control Register Operating Mode Select Bits for the Pulse Width Capture Mode



In this mode the internal clock,  $f_{SYS}$  or  $f_{SYS}/4$ , is used as the internal clock for the 8-bit Timer/Event Counter. However, the clock source, fsys, for the 8-bit timer is further divided by a prescaler, the value of which is determined by the Prescaler Rate Select bits TOPSC2~TOPSC0, which are bits 2~0 in the Timer Control Register. After the other bits in the Timer Control Register have been setup, the enable bit TOON, which is bit 4 of the Timer Counter, however it will not actually start counting until an active edge is received on the external timer pin.

If the Active Edge Select bit T0EG, which is bit 3 of the Timer Control Register, is low, once a high to low transition has been received on the external timer pin, the Timer/Event Counter will start counting until the external timer pin returns to its original high level. At this point the enable bit will be automatically reset to zero and the Timer/Event Counter will stop counting. If the Active Edge Select bit is high, the Timer/Event Counter will begin counting once a low to high transition has been received on the external timer pin and stop counting when the external timer pin returns to its original low level. As before, the enable bit will be automatically reset to zero and the Timer/Event Counter will stop counting. It is important to note that in the pulse width capture Mode, the enable bit is automatically reset to zero when the external control signal on the external timer pin returns to its original level, whereas in the other two modes the enable bit can only be reset to zero under program control.

The residual value in the Timer/Event Counter, which can now be read by the program, therefore represents the length of the pulse received on the TMR pin. As the enable bit has now been reset, any further transitions on the external timer pin will be ignored. The timer cannot begin further pulse width capture until the enable bit is set high again by the program. In this way, single shot pulse measurements can be easily made.

It should be noted that in this mode the Timer/Event Counter is controlled by logical transitions on the external timer pin and not by the logic level. When the Timer/Event Counter is full and overflows, an interrupt signal is generated and the Timer/Event Counter will reload the value already loaded into the preload register and continue counting. The interrupt can be disabled by ensuring that the Timer/Event Counter Interrupt Enable bit in the corresponding Interrupt Control Register, is reset to zero.

As the TMR pin is shared with an I/O pin, to ensure that the pin is configured to operate as a pulse width capture pin, two things have to happen. The first is to ensure that the Operating Mode Select bits in the Timer Control Register place the Timer/Event Counter in the pulse width capture Mode, the second is to ensure that the port control register configures the pin as an input.

#### Prescaler


Bits T0PSC0~T0PSC2 of the TMRC register can be used to define a division ratio for the internal clock source of the Timer/Event Counter enabling longer time out periods to be setup.

#### **PFD** Function

Operating similar to a programmable frequency divider, the buzzer function within the microcontroller provides a means of producing a variable frequency output suitable for applications, such as piezo-buzzer driving or other interfaces requiring a precise frequency generator.

BZ and  $\overline{\text{BZ}}$  pins are a complimentary pair and pin-shared with I/O pins, PA0 and PA1. The function is selected via the CTRL0 register, however, if not selected, the pins can operate as normal I/O pins. Note that the BZ pin is the inverse of the  $\overline{\text{BZ}}$  pin generating a kind of differential output and supplying more power to connected interfaces such as buzzers. The CTRL0 register can select a single BZ pin or the complimentary pair BZ and  $\overline{\text{BZ}}$ . The accompanying table illustrates the truth table of PA0/BZ and PA1/ $\overline{\text{BZ}}$ .

The timer overflow signal is the clock source for the buzzer circuit. The output frequency is controlled by loading the required values into the timer prescaler and timer registers to give the required division ratio. The counter will begin to count-up from this preload register value until full, at which point an overflow signal is generated, causing both the BZ and  $\overline{BZ}$  outputs to change state. The counter will then be automatically reloaded with the preload register value and continue counting-up.



Rev. 1.00



If the CTRL0 register has selected the buzzer function, then for both buzzer outputs to operate, it is essential that the Port A control register PAC bit 0 and PAC bit 1 are setup as outputs. If only one pin is setup as an output, the other pin can still be used as a normal data input pin. However, if both pins are setup as inputs then the buzzer will not function. The buzzer outputs will only be activated if bit PA0 is set to "1". This output data bit is used as the on/off control bit for the buzzer outputs.

Note that the BZ and  $\overline{\text{BZ}}$  outputs will both be low if the PA0 output data bit is cleared to "0". The condition of data bit PA1 has no effect on the overall control of the BZ and  $\overline{\text{BZ}}$  pins.

Using this method of frequency generation, and if a crystal oscillator is used for the system clock, very precise values of frequency can be generated.

#### I/O Interfacing

The Timer/Event Counter, when configured to run in the event counter or pulse width measurement mode, requires the use of an external timer pin for its operation. As this pin is a shared pin it must be configured correctly to ensure that it is setup for use as a Timer/Event Counter input pin. This is achieved by ensuring that the mode select bits in the Timer/Event Counter control register, select either the event counter or pulse width measurement mode. Additionally the corresponding PAC Port Control Register bit must be set high to ensure that the pin is setup as an input. Any pull-high resistor connected to this pin will remain valid even if the pin is used as a Timer/Event Counter input.


#### **Programming Considerations**

When configured to run in the timer mode, the internal system clock is used as the timer clock source and is therefore synchronised with the overall operation of the microcontroller. In this mode when the appropriate timer register is full, the microcontroller will generate an internal interrupt signal directing the program flow to the respective internal interrupt vector. For the pulse width measurement mode, the internal system clock is also used as the timer clock source but the timer will only run when the correct logic condition appears on the external timer input pin. As this is an external event and not synchronized with the internal timer clock, the microcontroller will only see this external event when the next timer clock pulse arrives. As a result, there may be small differences in measured values requiring programmers to take this into account during programming. The same applies if the timer is configured to be in the event counting mode, which again is an external event and not synchronized with the internal system or timer clock.

BZEN1	BZEN0	PAC Register PAC0	PAC Register PAC1	PA Register PA0	PA Register PA1	Output Function
I	I	0	0	I	х	PA0=BZ, PA1=BZ
I	I	0	0	0	х	PA0=0, PA1=0
I	0	0	I	I	х	PA0=BZ, PA1=input
I	x	0	I	0	х	PA0=0, PA1=input
x	С	ļ	ļ	х	D	PA0=input, PA1=D
x	х	I	I	х	х	PA0=input, PA1=input

Note: The BZEN1 and BZEN0 bits are located in the CTRL0 register; "I": Input; "O": Output;

" " don't care; "D": data "0" or "	'1"; "C": CMOS output structure.
	PA0/PA1 I/O Funcion Control





When the Timer/Event Counter is read, or if data is written to the preload register, the clock is inhibited to avoid errors, however as this may result in a counting error, this should be taken into account by the programmer. Care must be taken to ensure that the timers are properly initialised before using them for the first time. The associated timer enable bits in the interrupt control register must be properly set otherwise the internal interrupt associated with the timer will remain inactive. The edge select, timer mode and clock source control bits in timer control register must also be correctly set to ensure the timer is properly configured for the required application. It is also important to ensure that an initial value is first loaded into the timer registers before the timer is switched on; this is because after power-on the initial values of the timer registers are unknown. After the timer has been initialized the timer can be turned on and off by controlling the enable bit in the timer control register.

When the Timer/Event Counter overflows, its corresponding interrupt request flag in the interrupt control register will be set. If the Timer/Event Counter interrupt is enabled this will in turn generate an interrupt signal. However irrespective of whether the interrupts are enabled or not, a Timer/Event Counter overflow will also generate a wake-up signal if the device is in a Power-down condition. This situation may occur if the

Timer/Event Counter is in the Event Counting Mode and if the external signal continues to change state. In such a case, the Timer/Event Counter will continue to count these external events and if an overflow occurs the device will be woken up from its Power-down condition. To prevent such a wake-up from occurring, the timer interrupt request flag should first be set high before issuing the "HALT" instruction to enter the Power Down Mode.

#### **Timer Program Example**

The program shows how the Timer/Event Counter registers are setup along with how the interrupts are enabled and managed. Note how the Timer/Event Counter is turned on, by setting bit 4 of the Timer Control Register. The Timer/Event Counter can be turned off in a similar way by clearing the same bit. This example program sets the Timer/Event Counters to be in the timer mode, which uses the internal system clock as their clock source.

#### • PFD Programming Example

org	04h	; external interrupt vector
orq	08h	; Timer Counter interrupt vector
2	tmr0int	-
:	:	
org	20h	; main program
:	:	
;inter	nal Timer i	nterrupt routine
tmr0in	t:	
:		
; Time	r main prog	ram placed here
:		
:		
begin:		
;setup	Timer regi	sters
mov	a,09bh	; setup Timer preload value
mov	tmr0,a	
mov	a,081h	; setup Timer control register
mov	tmr0c,a	; timer mode and prescaler set to $/2$
;setup	interrupt	register
mov	a,005h	; enable master interrupt and timer interrupt
mov	intc0,a	
:		
set	tmr0c.4	; start Timer
:	:	



# Analog to Digital Converter

The need to interface to real world analog signals is a common requirement for many electronic systems. However, to properly process these signals by a microcontroller, they must first be converted into digital signals by A/D converters. By integrating the A/D conversion electronic circuitry into the microcontroller, the need for external components is reduced significantly with the corresponding follow-on benefits of lower costs and reduced component space requirements.

# A/D Overview

The HT46R005 contains a 3-channel analog to digital converter which can directly interface to external analog signals, such as that from sensors or other control signals and convert these signals directly into either a 12-bit digital value.

The accompanying block diagram shows the overall internal structure of the A/D converter, together with its associated registers.

### A/D Converter Register Description


Overall operation of the A/D converter is controlled using four registers. A read only register pair exists to store the ADC data 12-bit value. The remaining two registers are control registers which setup the operating and control function of the A/D converter.

### A/D Converter Data Registers - ADRL, ADRH

As the devices contain an internal 12-bit A/D converter, they require two data registers to store the converted value. These are a high byte register, known as ADRH, and a low byte register, known as ADRL. After the conversion process takes place, these registers can be directly read by the microcontroller to obtain the digitised conversion value. Only the high byte register, ADRH, utilises its full 8-bit contents. The low byte register utilises only 4 bit of its 8-bit contents as it contains only the lowest bits of the 12-bit converted value. In the following table, D0~D11 is the A/D conversion data result bits.

In the following table, D0~D11 is the A/D conversion data result bits.

Register	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
ADRL	D3	D2	D1	D0				
ADRH	D11	D10	D9	D8	D7	D6	D5	D4
ADCR	START	EOCB		PCR2	PCR1	PCR0	ACS1	ACS0
ACSR	TEST	ADONB				ADCS2	ADCS1	ADCS0



A/D Data Registers

A/D Converter Structure



### A/D Converter Control Registers – ADCR, ACSR

To control the function and operation of the A/D converter, two control registers known as ADCR and ACSR are provided. These 8-bit registers define functions such as the selection of which analog channel is connected to the internal A/D converter, which pins are used as analog inputs and which are used as normal I/Os, the A/D clock source as well as controlling the start function and monitoring the A/D converter end of conversion status.

The PCR2~PCR0 bits in the ADCR register define the channel number. As the device contains only one actual analog to digital converter circuit, each of the individual 3 analog inputs must be routed to the converter. It is the function of the ACS1~ACS0 bits in the ADCR register to determine which analog channel is actually connected to the internal A/D converter.

### • ADRH, ADRL Register

		ADRH							ADRL							
Bit	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
Name	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	_	_		_
R/W	R	R	R	R	R	R	R	R	R	R	R	R	_	_		
POR	х	х	х	x	х	х	х	х	х	x	х	х	_	_		_
															″x″ u	nknown

unimplemented, read as "0" **D11~D0**: ADC conversion data

### ADCR Register

Bit	7	6	5	4	3	2	1	0			
Name	START	EOCB		PCR2	PCR1	PCR0	ACS1	ACS0			
R/W	R/W	R		R/W	R/W	R/W	R/W	R/W			
POR	0	1		0	0	0	0	0			
Bit 7	<b>START</b> : Start the A/D conversion $0 \rightarrow 1 \rightarrow 0$ : start $0 \rightarrow 1$ : reset the A/D converter and set EOCB to "1" This bit is used to initiate an A/D conversion process. The bit is normally low but if set high and then cleared low again, the A/D converter will initiate a conversion process. When the bit is set high the A/D converter will be reset.										
Bit 6	<ul> <li>EOCB: End of A/D conversion flag</li> <li>0: A/D conversion ended</li> <li>1: A/D conversion in progress</li> <li>This read only flag is used to indicate when an A/D conversion process has completed. When the conversion process is running the bit will be high.</li> </ul>										
Bit 5	unimplem	nented, read	as "0"								
Bit 4	0: not A		A/D input or	not							
Bit 3	0: not A	efine PA1 is /D input nput, AN1	A/D input or	not							
Bit 2	PCR0: Define PA0 is A/D input or not 0: not A/D input 1: A/D input AN0 Note that if the PCR2~PCR0 bits are all cleared to "0", then the ADC module will enter power down mode to reduce the power consumption.										
Bit 2~0	ACS1, A 00: AN0 01: AN1 10: AN2 11: Rese	)	A/D channel	-							



### ACSR Register

Bit	7	6	5	4	3	2	1	0		
Name	TEST	ADONB		_		ADCS2	ADCS1	ADCS0		
R/W	R/W	R/W				R/W	R/W	R/W		
POR	1	0	0 0 0 0							
Bit 7 Bit 6	<ul> <li>TEST: for test mode use only</li> <li>ADONB: ADC module power on/off control bit</li> <li>0: ADC module power on</li> <li>1: ADC module power off</li> <li>Note: 1. it is recommended to set ADONB=1 before entering sleep for saving power.</li> <li>2. ADONB=1 will power down the ADC module.</li> </ul>									
Bit 5~3	unimplem	nented, read	as "0"							
Bit 2~0	000: f <sub>SY</sub> 001: f <sub>SY</sub> 010: f <sub>SY</sub> 011: und 100: f <sub>SY</sub> 101: f <sub>SY</sub> 110: f <sub>SY</sub> 111: und	<sub>S</sub> /2 <sub>S</sub> /8 <sub>S</sub> /32 defined, can' s <sub>S</sub> /4 <sub>S</sub> /16 defined, can'	t be used. t be used.	verter clock s						

These three bits are used to select the clock source for the A/D converter.

### **A/D Operation**

The START bit in the ADCR register is used to start and reset the A/D converter. When the microcontroller sets this bit from low to high and then low again, an analog to digital conversion cycle will be initiated. When the START bit is brought from low to high but not low again, the EOCB bit in the ADCR register will be set high and the analog to digital converter will be reset. It is the START bit that is used to control the overall start operation of the internal analog to digital converter.

The EOCB bit in the ADCR register is used to indicate when the analog to digital conversion process is complete. This bit will be automatically set to "0" by the microcontroller after a conversion cycle has ended. In addition, the corresponding A/D interrupt request flag will be set in the interrupt control register, and if the interrupts are enabled, an appropriate internal interrupt signal will be generated. This A/D internal interrupt signal will direct the program flow to the associated A/D internal interrupt is disabled, the microcontroller can be used to poll the EOCB bit in the ADCR register to check whether it has been cleared as an alternative method of detecting the end of an A/D conversion cycle.

The ADC module power is managed by the ADONB in the ACSR register and the PCRn bits in the ADCR register. The accompanying table illustrates the power control for the ADC module. As we can see from this table, the ADC module can be disabled by setting the PCRn bits to "0" or the ADONB bit to "0". It's recommended to disable the ADC module to reduce power consumption when the A/D converter function is not being used. Note that the ADC module ON or OFF will not be affected by entering the HALT mode.

PCRn Bits	HALT Instruction	ADONB Bit	ADC On/Off
= 0	Х	Х	Off
> 0	Х	0	On
> 0	Х	1	Off

Note: X: Don't care

### A/D Converter On/Off Control

The clock source for the A/D converter, which originates from the system clock  $f_{\rm SYS}$ , can be chosen to be either  $f_{\rm SYS}$  or a subdivided version of  $f_{\rm SYS}$ . The division ratio value is determined by the ADCS2~ADCS0 bits in the ACSR register.

Although the A/D clock source is determined by the system clock  $f_{SYS}$ , and by bits ADCS2~ADCS0, there are some limitations on the maximum A/D clock source speed that can be selected. As the minimum value of permissible A/D clock period,  $t_{ADCK}$ , is 0.5µs, care must be taken for system clock frequencies equal to or greater than 4MHz. For example, if the system clock operates at a frequency of 4MHz, the ADCS2~ADCS0 bits should not be set to "100". Doing so will give A/D clock periods that are less than the minimum A/D clock period which may result in inaccurate A/D conversion values. Refer to the following table for examples, where values marked with an asterisk \* show where, depending upon the device, special care must be taken, as the values may be less than the specified minimum A/D clock Period.



		A/D Clock Period (t <sub>ADCK</sub> )										
f <sub>SYS</sub>	ADCS2,         ADCS2,           ADCS1,         ADCS1,           ADCS0=000         ADCS0=001           (f <sub>SYS</sub> /2)         (f <sub>SYS</sub> /8)		ADCS2, ADCS1, ADCS0=010 (f <sub>SYS</sub> /32)	ADCS2, ADCS1, ADCS0=100 (f <sub>SYS)</sub>	ADCS2, ADCS1, ADCS0=101 (f <sub>SYS</sub> /4)	ADCS2, ADCS1, ADCS0=110 (f <sub>SYS</sub> /16)	ADCS2, ADCS1, ADCS0=011, 111					
1MHz	2μs	8µs	32µs	1μs	4μs	16µs	Undefined					
2MHz	1μs	4μs	16µs	500ns	2μs	8µs	Undefined					
4MHz	500ns	2μs	8μs	250ns*	1μs	4μs	Undefined					
8MHz	250ns*	1μs	4μs	125ns*	500ns	2μs	Undefined					
12MHz	167ns*	667ns	2.67µs	83ns*	333ns*	1μs	Undefined					

A/D Clock Period Examples

## A/D Input Pins

All of the A/D analog input pins are pin-shared with the I/O pins on Port A as well as other functions. The PCR2~ PCR0 bits in the ADCR register, determine whether the input pins are setup as A/D converter analog inputs or whether they have other functions. If the PCR2~PCR0 bits for its corresponding pin is set high then the pin will be setup to be an A/D converter input and the original pin functions disabled. In this way, pins can be changed under program control to change their function between A/D inputs and other functions. All pull-high resistors, which are setup through register programming, will be automatically disconnected if the pins are setup as A/D inputs. Note that it is not necessary to first setup the A/D pin as an input in the PAC port control register to enable the A/D input as when the PCR2~PCR0 bits enable an A/D input, the status of the port control register will be overridden.

### Summary of A/D Conversion Steps

The following summarises the individual steps that should be executed in order to implement an A/D conversion process.

• Step 1

Select the required A/D conversion clock by correctly programming bits ADCS2~ADCS0 in the ACSR register.

- Step 2 Select which pins are to be used as A/D inputs and configure them by correctly programming the PCR2~PCR0 bits in the ADCR register.
- Step 3 Enable the A/D by clearing the ADONB bit in the ACSR register to zero.
- Step 4

Select which channel is to be connected to the internal A/D converter by correctly programming the ACS1~ACS0 bits which are also contained in the ADCR register.

 Step 5 If the interrupts are to be used, the interrupt control registers must be correctly configured to ensure the A/D converter interrupt function is active. The master interrupt control bit, EMI, and the A/D converter interrupt bit, EADI, must both be set high to do this.

• Step 6

The analog to digital conversion process can now be initialised by setting the START bit in the ADCR register from low to high and then low again. Note that this bit should have been originally cleared to zero.

- Step 7
- To check when the analog to digital conversion process is complete, the EOCB bit in the ADCR register can be polled. The conversion process is complete when this bit goes low. When this occurs the A/D data registers ADRL and ADRH can be read to obtain the conversion value. As an alternative method, if the interrupts are enabled and the stack is not full, the program can wait for an A/D interrupt to occur.
- Note: When checking for the end of the conversion process, if the method of polling the EOCB bit in the ADCR register is used, the interrupt enable step above can be omitted.

The accompanying diagram shows graphically the various stages involved in an analog to digital conversion process and its associated timing. After an A/D conversion process has been initiated by the application program, the microcontroller internal hardware will begin to carry out the conversion, during which time the program can continue with other functions. The time taken for the A/D conversion is  $16t_{ADCK}$  where  $t_{ADCK}$  is equal to the A/D clock period.

# **Programming Considerations**

When programming, special attention must be given to the PCR[2:0] bits in the register. If these bits are all cleared to zero no external pins will be selected for use as A/D input pins allowing the pins to be used as normal I/O pins. When this happens the internal A/D circuitry will be power down. Setting the ADONB bit high has the ability to power down the internal A/D circuitry, which may be an important consideration in power sensitive applications.



### **A/D Transfer Function**

As the devices contain a 12-bit A/D converter, its full-scale converted digitised value is equal to FFFH. Since the full-scale analog input value is equal to the  $V_{DD}$  voltage, this gives a single bit analog input value of  $V_{DD}$  divided by 4096.

The A/D Converter input voltage value can be calculated using the following equation:


A/D input voltage =

A/D output digital value  $\times$  (V<sub>DD</sub>)  $\div$  4096

The diagram shows the ideal transfer function between the analog input value and the digitised output value for the A/D converter. Except for the digitised zero value, the subsequent digitised values will change at a point 0.5 LSB below where they would change without the offset, and the last full scale digitised value will change at a point 1.5 LSB below the VDD level.

## A/D Programming Example

The following two programming examples illustrate how to setup and implement an A/D conversion. In the first example, the method of polling the EOCB bit in the ADCR register is used to detect when the conversion cycle is complete, whereas in the second example, the A/D interrupt is used to determine when the conversion is complete.





Example: using an EOCB polling method to detect the end of conversion

```
; disable ADC interrupt
     clr ADI
     mov a,0000001B
                                 ; select f<sub>sys</sub>/8 as A/D clock and ADONB=0
; setup ADCR register to configure Port as A/D inputs
; and select ANO to be connected to the A/D converter
     mov ACSR,a
     mov a,00100000B
     mov ADCR,a
           :
Start conversion:
    clr START
set START
                                       ; reset A/D
     clr START
                                        ; start A/D
Polling_EOC:
     SZ
          EOCB
                                       ; poll the ADCR register EOCB bit to detect end
                                       ; of A/D conversion
     jmp polling_EOC
                                      ; continue polling
     Jurypercentmova, ADRL; read low byte conversion result valuemovadrl_buffer,a; save result to user defined registermova, ADRH; read high byte conversion result value
     mov adrh buffer,a
                                      ; save result to user defined register
     jmp start_conversion
                                       ; start next A/D conversion
```

Note: To power off ADC module, it is necessary to set ADONB as "1".

# Example: using the interrupt method to detect the end of conversion

	r ADI v a,00000001B	; disable ADC interrupt
	v ACSR,a	; select $f_{sys}/8$ as A/D clock and ADONB=0
	v a,00100000B	; setup ADCR register to configure Port as A/D inputs
	v ADCR,a	; and select ANO to be connected to the A/D
	:	,
	:	
Start	conversion:	
cl	r START	
se	t START	; reset A/D
cl	r START	; start A/D
cl	r ADF	; clear ADC interrupt request flag
se	t ADI	; enable ADC interrupt
se	t EMI	; enable global interrupt
	:	
	:	
	:	
	nterrupt service routine	9
ADC_:		
	v acc_stack,a	; save ACC to user defined memory
	v a, STATUS	
mo	v status_stack,a	; save STATUS to user defined memory
	:	
	v a, ADRL	; read low byte conversion result value
	v adrl_buffer,a v a,ADRH	; save result to user defined register ; read high byte conversion result value
mo	· · · · · ·	; save result to user defined register
nio	· aufii_buffer,a	; save result to user defined register
EXIT I	se.	
_	v a,status stack	
	v STATUS,a	; restore STATUS from user defined memory
	v a,acc stack	; restore ACC from user defined memory
	r ADF	; clear ADC interrupt flag
re		,
	-	

Note: To power off ADC module, it is necessary to set ADONB as "1".



# Interrupts

Interrupts are an important part of any microcontroller system. When an external event or an internal function such as a Timer/Event Counter require microcontroller attention, their corresponding interrupt will enforce a temporary suspension of the main program allowing the microcontroller to direct attention to their respective needs.

The devices contain a single external interrupt and multiple internal interrupts. The external interrupt is controlled by the action of the external interrupt pin, while the internal interrupt is controlled by the Timer/Event Counters overflow.

### Interrupt Register


Overall interrupt control, which means interrupt enabling and request flag setting, is controlled by using the register, INTCO. By controlling the appropriate enable bits in this registers each individual interrupt can be enabled or disabled. Also when an interrupt occurs, the corresponding request flag will be set by the microcontroller. The global enable flag if cleared to zero will disable all interrupts.

### Interrupt Operation

A Timer/Event Counter overflow or an active edge on the external interrupt pin will all generate an interrupt request by setting their corresponding request flag, if their appropriate interrupt enable bit is set. When this happens, the Program Counter, which stores the address of the next instruction to be executed, will be transferred onto the stack. The Program Counter will then be loaded with a new address which will be the value of the corresponding interrupt vector. The microcontroller will then fetch its next instruction from this interrupt vector. The instruction at this vector will usually be a JMP statement which will jump to another section of program which is known as the interrupt service routine. Here is located the code to control the appropriate interrupt. The interrupt service routine must be terminated with a RETI instruction, which retrieves the original Program Counter address from the stack and allows the microcontroller to continue with normal execution at the point where the interrupt occurred.

The various interrupt enable bits, together with their associated request flags, are shown in the following diagram with their order of priority.


Once an interrupt subroutine is serviced, all the other interrupts will be blocked, as the EMI bit will be cleared automatically. This will prevent any further interrupt nesting from occurring. However, if other interrupt requests occur during this interval, although the interrupt will not be immediately serviced, the request flag will still be recorded. If an interrupt requires immediate servicing while the program is already in another interrupt service routine, the EMI bit should be set after entering the routine, to allow interrupt nesting. If the stack is full, the interrupt request will not be acknowledged, even if the related interrupt is enabled, until the Stack Pointer is decremented. If immediate service is desired, the stack must be prevented from becoming full.



Interrupt Scheme



When an interrupt request is generated it takes 2 or 3 instruction cycle before the program jumps to the interrupt vector. If the device is in the Sleep Mode and is woken up by an interrupt request then it will take 3 cycles before the program jumps to the interrupt vector.



interrupt i

# **Interrupt Priority**

Interrupts, occurring in the interval between the rising edges of two consecutive T2 pulses, will be serviced on the latter of the two T2 pulses, if the corresponding interrupts are enabled. In case of simultaneous requests, the following table shows the priority that is applied. These can be masked by resetting the EMI bit.

### • HT46R005

Interrupt Source	Priority	Vector
External Interrupt	1	04H
Timer/Event Counter Overflow	2	08H
A/D Conversion Complete	4	10H

# • HT48R005

Interrupt Source	Priority	Vector
External Interrupt	1	04H
Timer/Event Counter Overflow	2	08H

In cases where both external and internal interrupts are enabled and where an external and internal interrupt occurs simultaneously, the external interrupt will always have priority and will therefore be serviced first. Suitable masking of the individual interrupts using the interrupt registers can prevent simultaneous occurrences.

# **External Interrupt**

For an external interrupt to occur, the global interrupt enable bit, EMI, and external interrupt enable bit, INTE, must first be set. An actual external interrupt will take place when the external interrupt request flag, INTF, is set, a situation that will occur when an edge transition appears on the external INT line. The type of transition that will trigger an external interrupt, whether high to low, low to high or both is determined by the INTEG0 and INTEG1 bits, which are bits 6 and 7 respectively, in the CTRL1 control register. These two bits can also disable the external interrupt function.

INTEG1	INTEG0	Edge Trigger Type
0	0	External interrupt disable
0	1	Rising edge Trigger
1	0	Falling edge Trigger
1	1	Both edge Trigger

The external interrupt pin is pin-shared with the I/O pin and can only be configured as an external interrupt pin if the corresponding external interrupt enable bit in the INTC0 register has been set and the edge trigger type has been selected using the CTRL1 register. The pin must also be setup as an input by setting the corresponding bit in the port control register. When the interrupt is enabled, the stack is not full and a transition appears on the external interrupt pin, a subroutine call to the external interrupt vector at location 04H, will take place. When the interrupt is serviced, the external interrupt request flag, INTF, will be automatically reset and the EMI bit will be automatically cleared to disable other interrupts. Note that any pull-high resistor connections on this pin will remain valid even if the pin is used as an external interrupt input.



# INTC0 Register

# • HT48R005

1114010000											
Bit	7	6	5	4	3	2	1	0			
Name		_	TOF	INTF	_	T0E	INTE	EMI			
R/W		_	R/W	R/W	_	R/W	R/W	R/W			
POR			0	0	_	0	0	0			
Bit 7~6	unimplemented, read as "0"										
Bit 5	0: inacti	<b>T0F</b> : Timer/Event Counter interrupt request flag 0: inactive 1: active									
Bit 4	0: inacti	INTF: External interrupt request flag 0: inactive 1: active									
Bit 3	unimplem	nented, read	as "0"								
Bit 2	<b>T0E</b> : Tim 0: disab 1: enabl	le	unter interrup	t enable							
Bit 1	INTE: Ex 0: disab 1: enabl		pt enable								
Bit 0	<b>EMI</b> : Master interrupt global enable 0: disable 1: enable										
HT46R005	i i										
Bit	7	6	5	4	3	2	1	0			
Name		ADE	TOF	INTE	ADE	TOEG	INTE	FMI			

Name	_	ADF	T0F	INTF	ADE	T0EG	INTE	EMI				
R/W	—	R/W	R/W	R/W	R/W	R/W	R/W	R/W				
POR		0	0	0	0	0	0	0				
Bit 7	unimplem	unimplemented, read as "0"										
Bit 6	0: inacti	ADF: A/D Conversion interrupt request flag 0: inactive 1: active										
Bit 5	<b>T0F</b> : Timer/Event Counter interrupt request flag 0: inactive 1: active											
Bit 4	INTF: External interrupt request flag 0: inactive 1: active											
Bit 3	ADE: A/E 0: disab 1: enabl		interrupt en	able								
Bit 2	<b>T0EG</b> : Tii 0: disab 1: enabl		ounter interru	upt enable								
Bit 1	0: disab	INTE: External interrupt enable 0: disable 1: enable										
Bit 0	<b>EMI</b> : Master interrupt global enable 0: disable 1: enable											



### **Timer/Event Counter Interrupt**

For a Timer/Event Counter interrupt to occur, the global interrupt enable bit, EMI, and the corresponding timer interrupt enable bit, T0EG, must first be set. An actual Timer/Event Counter interrupt will take place when the Timer/Event Counter request flag, T0F, is set, a situation that will occur when the relevant Timer/Event Counter overflows. When the interrupt is enabled, the stack is not full and a Timer/Event Counter overflow occurs, a subroutine call to the relevant timer interrupt vector, will take place. When the interrupt is serviced, the timer interrupt request flag, T0F, will be automatically reset and the EMI bit will be automatically cleared to disable other interrupts.

### **Programming Considerations**

By disabling the interrupt enable bits, a requested interrupt can be prevented from being serviced, however, once an interrupt request flag is set, it will remain in this condition in the interrupt register until the corresponding interrupt is serviced or until the request flag is cleared by a software instruction. It is recommended that programs do not use the "CALL subroutine" instruction within the interrupt subroutine. Interrupts often occur in an unpredictable manner or need to be serviced immediately in some applications. If only one stack is left and the interrupt is not well controlled, the original control sequence will be damaged once a "CALL subroutine" is executed in the interrupt subroutine.

All of these interrupts have the capability of waking up the processor when in the Sleep Mode.

Only the Program Counter is pushed onto the stack. If the contents of the register or status register are altered by the interrupt service program, which may corrupt the desired control sequence, then the contents should be saved in advance.


# **Configuration Options**

Configuration options refer to certain options within the MCU that are programmed into the OTP Program Memory device during the programming process. During the development process, these options are selected using the HT-IDE software development tools. As these options are programmed into the device using the hardware programming tools, once they are selected they cannot be changed later by the application software. All options must be defined for proper system function, the details of which are shown in the table.

No.	Options
1	Watchdog Timer: enable or disable
2	Watchdog Timer clock source: LIRC or f <sub>SYS</sub> /4
3	CLRWDT instructions: 1 or 2 instructions
4	System oscillator configuration: HXT, HIRC, ERC
5	LVR function: enable or disable
6	LVR voltage: 2.1V, 3.15V or 4.2V
7	RES or PA7 pin function
8	Internal RC: 4MHz, 8MHz or 12MHz



# **Application Circuits**



Note: "\*" The components in "Reset Circuit" The HT48R005 hasn't the AN0~AN2 pins.



# **Instruction Set**

## Introduction

Central to the successful operation of any microcontroller is its instruction set, which is a set of program instruction codes that directs the microcontroller to perform certain operations. In the case of Holtek microcontrollers, a comprehensive and flexible set of over 60 instructions is provided to enable programmers to implement their application with the minimum of programming overheads.

For easier understanding of the various instruction codes, they have been subdivided into several functional groupings.

#### Instruction Timing

Most instructions are implemented within one instruction cycle. The exceptions to this are branch, call, or table read instructions where two instruction cycles are required. One instruction cycle is equal to 4 system clock cycles, therefore in the case of an 8MHz system oscillator, most instructions would be implemented within 0.5µs and branch or call instructions would be implemented within 1µs. Although instructions which require one more cycle to implement are generally limited to the JMP, CALL, RET, RETI and table read instructions, it is important to realize that any other instructions which involve manipulation of the Program Counter Low register or PCL will also take one more cycle to implement. As instructions which change the contents of the PCL will imply a direct jump to that new address, one more cycle will be required. Examples of such instructions would be "CLR PCL" or "MOV PCL, A". For the case of skip instructions, it must be noted that if the result of the comparison involves a skip operation then this will also take one more cycle, if no skip is involved then only one cycle is required.

## Moving and Transferring Data

The transfer of data within the microcontroller program is one of the most frequently used operations. Making use of three kinds of MOV instructions, data can be transferred from registers to the Accumulator and vice-versa as well as being able to move specific immediate data directly into the Accumulator. One of the most important data transfer applications is to receive data from the input ports and transfer data to the output ports.

#### **Arithmetic Operations**

The ability to perform certain arithmetic operations and data manipulation is a necessary feature of most microcontroller applications. Within the Holtek microcontroller instruction set are a range of add and

subtract instruction mnemonics to enable the necessary arithmetic to be carried out. Care must be taken to ensure correct handling of carry and borrow data when results exceed 255 for addition and less than 0 for subtraction. The increment and decrement instructions INC, INCA, DEC and DECA provide a simple means of increasing or decreasing by a value of one of the values in the destination specified.

### Logical and Rotate Operations

The standard logical operations such as AND, OR, XOR and CPL all have their own instruction within the Holtek microcontroller instruction set. As with the case of most instructions involving data manipulation, data must pass through the Accumulator which may involve additional programming steps. In all logical data operations, the zero flag may be set if the result of the operation is zero. Another form of logical data manipulation comes from the rotate instructions such as RR, RL, RRC and RLC which provide a simple means of rotating one bit right or left. Different rotate instructions exist depending on program requirements. Rotate instructions are useful for serial port programming applications where data can be rotated from an internal register into the Carry bit from where it can be examined and the necessary serial bit set high or low. Another application where rotate data operations are used is to implement multiplication and division calculations.

### **Branches and Control Transfer**

Program branching takes the form of either jumps to specified locations using the JMP instruction or to a subroutine using the CALL instruction. They differ in the sense that in the case of a subroutine call, the program must return to the instruction immediately when the subroutine has been carried out. This is done by placing a return instruction RET in the subroutine which will cause the program to jump back to the address right after the CALL instruction. In the case of a JMP instruction, the program simply jumps to the desired location. There is no requirement to jump back to the original jumping off point as in the case of the CALL instruction. One special and extremely useful set of branch instructions are the conditional branches. Here a decision is first made regarding the condition of a certain data memory or individual bits. Depending upon the conditions, the program will continue with the next instruction or skip over it and jump to the following instruction. These instructions are the key to decision making and branching within the program perhaps determined by the condition of certain input switches or by the condition of internal data bits.



# **Bit Operations**

The ability to provide single bit operations on Data Memory is an extremely flexible feature of all Holtek microcontrollers. This feature is especially useful for output port bit programming where individual bits or port pins can be directly set high or low using either the "SET [m].i" or "CLR [m].i" instructions respectively. The feature removes the need for programmers to first read the 8-bit output port, manipulate the input data to ensure that other bits are not changed and then output the port with the correct new data. This read-modify-write process is taken care of automatically when these bit operation instructions are used.

### **Table Read Operations**

Data storage is normally implemented by using registers. However, when working with large amounts of fixed data, the volume involved often makes it inconvenient to store the fixed data in the Data Memory. To overcome this problem, Holtek microcontrollers allow an area of Program Memory to be setup as a table where data can be directly stored. A set of easy to use instructions provides the means by which this fixed data can be referenced and retrieved from the Program Memory.

# **Other Operations**

In addition to the above functional instructions, a range of other instructions also exist such as the "HALT" instruction for Power-down operations and instructions to control the operation of the Watchdog Timer for reliable program operations under extreme electric or electromagnetic environments. For their relevant operations, refer to the functional related sections.

## Instruction Set Summary

The following table depicts a summary of the instruction set categorised according to function and can be consulted as a basic instruction reference using the following listed conventions.

Table conventions:

- x: Bits immediate data
- m: Data Memory address

A: Accumulator

- i: 0~7 number of bits
- addr: Program memory address

Mnemonic	Description	Cycles	Flag Affected
Arithmetic			
ADD A,[m]	Add Data Memory to ACC	1	Z, C, AC, OV
ADDM A,[m]	Add ACC to Data Memory	1 <sup>Note</sup>	Z, C, AC, OV
ADD A,x	Add immediate data to ACC	1	Z, C, AC, OV
ADC A,[m]	Add Data Memory to ACC with Carry	1	Z, C, AC, OV
ADCM A,[m]	Add ACC to Data memory with Carry	1 <sup>Note</sup>	Z, C, AC, OV
SUB A,x	Subtract immediate data from the ACC	1	Z, C, AC, OV
SUB A,[m]	Subtract Data Memory from ACC	1	Z, C, AC, OV
SUBM A,[m]	Subtract Data Memory from ACC with result in Data Memory	1 <sup>Note</sup>	Z, C, AC, OV
SBC A,[m]	Subtract Data Memory from ACC with Carry	1	Z, C, AC, OV
SBCM A,[m]	Subtract Data Memory from ACC with Carry, result in Data Memory	1 <sup>Note</sup>	Z, C, AC, OV
DAA [m]	Decimal adjust ACC for Addition with result in Data Memory	1 <sup>Note</sup>	С
Logic Operati	on		
AND A,[m]	Logical AND Data Memory to ACC	1	Z
OR A,[m]	Logical OR Data Memory to ACC	1	Z
XOR A,[m]	Logical XOR Data Memory to ACC	1	Z
ANDM A,[m]	Logical AND ACC to Data Memory	1 <sup>Note</sup>	Z
ORM A,[m]	Logical OR ACC to Data Memory	1 <sup>Note</sup>	Z
XORM A,[m]	Logical XOR ACC to Data Memory	1 <sup>Note</sup>	Z
AND A,x	Logical AND immediate Data to ACC	1	Z
OR A,x	Logical OR immediate Data to ACC	1	Z
XOR A,x	Logical XOR immediate Data to ACC	1	Z
CPL [m]	Complement Data Memory	1 <sup>Note</sup>	Z
CPLA [m]	Complement Data Memory with result in ACC	1	Z
Increment & D	Decrement		
INCA [m]	Increment Data Memory with result in ACC	1	Z
INC [m]	Increment Data Memory	1 <sup>Note</sup>	Z
DECA [m]	Decrement Data Memory with result in ACC	1	Z
DEC [m]	Decrement Data Memory	1 <sup>Note</sup>	Z





Mnemonic	Description	Cycles	Flag Affected
Rotate	· · ·		
RRA [m]	Rotate Data Memory right with result in ACC	1	None
RR [m]	Rotate Data Memory right	1 <sup>Note</sup>	None
RRCA [m]	Rotate Data Memory right through Carry with result in ACC	1	С
RRC [m]	Rotate Data Memory right through Carry	1 <sup>Note</sup>	С
RLA [m]	Rotate Data Memory left with result in ACC	1	None
RL [m]	Rotate Data Memory left	1 <sup>Note</sup>	None
RLCA [m]	Rotate Data Memory left through Carry with result in ACC	1 Noto	С
RLC [m]	Rotate Data Memory left through Carry	1 <sup>Note</sup>	С
Data Move			
MOV A,[m]	Move Data Memory to ACC	1	None
MOV [m],A	Move ACC to Data Memory	1 <sup>Note</sup>	None
MOV A,x	Move immediate data to ACC	1	None
<b>Bit Operation</b>			
CLR [m].i	Clear bit of Data Memory	1 <sup>Note</sup>	None
SET [m].i	Set bit of Data Memory	1 <sup>Note</sup>	None
Branch			
JMP addr	Jump unconditionally	2	None
SZ [m]	Skip if Data Memory is zero	1 <sup>Note</sup>	None
SZA [m]	Skip if Data Memory is zero with data movement to ACC	1 <sup>note</sup>	None
SZ [m].i	Skip if bit i of Data Memory is zero	1 <sup>Note</sup>	None
SNZ [m].i	Skip if bit i of Data Memory is not zero	1 <sup>Note</sup>	None
SIZ [m]	Skip if increment Data Memory is zero	1 <sup>Note</sup>	None
SDZ [m]	Skip if decrement Data Memory is zero	1 <sup>Note</sup>	None
SIZA [m]	Skip if increment Data Memory is zero with result in ACC	1 <sup>Note</sup>	None
SDZA [m]	Skip if decrement Data Memory is zero with result in ACC	1 <sup>Note</sup>	None
CALL addr	Subroutine call	2	None
RET	Return from subroutine	2	None
RET A,x	Return from subroutine and load immediate data to ACC	2	None
RETI	Return from interrupt	2	None
Table Read			
TABRDC [m]	Read table (current page) to TBLH and Data Memory	2 <sup>Note</sup> 2 <sup>Note</sup>	None
TABRDL [m]	Read table (last page) to TBLH and Data Memory	211016	None
Miscellaneous			
NOP	No operation	1	None
CLR [m]	Clear Data Memory	1 <sup>Note</sup>	None
SET [m]	Set Data Memory	1 <sup>Note</sup>	None
CLR WDT	Clear Watchdog Timer	1	TO, PDF
CLR WDT1	Pre-clear Watchdog Timer	1	TO, PDF
CLR WDT2	Pre-clear Watchdog Timer	1 Noto	TO, PDF
SWAP [m]	Swap nibbles of Data Memory	1 <sup>Note</sup>	None
SWAPA [m]	Swap nibbles of Data Memory with result in ACC	1	None
HALT	Enter power down mode	1	TO, PDF

Note: 1. For skip instructions, if the result of the comparison involves a skip then two cycles are required, if no skip takes place only one cycle is required.

2. Any instruction which changes the contents of the PCL will also require 2 cycles for execution.

3. For the "CLR WDT1" and "CLR WDT2" instructions the TO and PDF flags may be affected by the execution status. The TO and PDF flags are cleared after both "CLR WDT1" and

 $^{\prime\prime}\text{CLR}$  WDT2 $^{\prime\prime}$  instructions are consecutively executed. Otherwise the TO and PDF flags remain unchanged.



# Instruction Definition

International point of the specified Data Memory, Accumulator and the carry flag are added. The result is stored in the Accumulator.OperationACC $\leftarrow$ ACC + [m] + CAffected flag(s)OV, Z, AC, CADCM A,[m]Add ACC to Data Memory with CarryDescriptionThe contents of the specified Data Memory, Accumulator and the carry flag are added. The result is stored in the specified Data Memory.Operation[m] $\leftarrow$ ACC + [m] + CADCM A,[m]Add ACC to Data Memory with CarryDescriptionThe contents of the specified Data Memory.Operation[m] $\leftarrow$ ACC + [m] + CAffected flag(s)OV, Z, AC, CADD A,[m]Add Data Memory to ACCDescriptionThe contents of the specified Data Memory and the Accumulator are added. The result is stored in the Accumulator.OperationACC $\leftarrow$ ACC + [m]Affected flag(s)OV, Z, AC, CADD A,xAdd immediate data to ACCDescriptionThe contents of the Accumulator and the specified Immediate data are added. The result is stored in the Accumulator.OperationACC $\leftarrow$ ACC + xAffected flag(s)OV, Z, AC, CADDM A,[m]Add ACC to Data MemoryDescriptionThe contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory.Operation[m] $\leftarrow$ ACC + [m]Affected flag(s)OV, Z, AC, CADD A,[m]Logical AND Data Memory to ACCDescriptionData in the Accumulator and the specified Data Mem	ADC A,[m]	Add Data Memory to ACC with Carry
result is stored in the Accumulator.OperationACC $\leftarrow$ ACC $+$ (m] + CAffected flag(s)OV, Z, AC, C <b>ADCM A,[m]</b> Add ACC to Data Memory with CarryDescriptionThe contents of the specified Data Memory. Accumulator and the carry flag are added. The result is stored in the specified Data Memory.Operation[m] $\leftarrow$ ACC + [m] + CAffected flag(s)OV, Z, AC, C <b>ADD A,[m]</b> Add Data Memory to ACCDescriptionThe contents of the specified Data Memory and the Accumulator are added. The result is stored in the Accumulator.OperationACC $\leftarrow$ ACC + [m]Affected flag(s)OV, Z, AC, C <b>ADD A,x</b> Add immediate data to ACCDescriptionThe contents of the Accumulator.OperationACC $\leftarrow$ ACC + [m]Affected flag(s)OV, Z, AC, C <b>ADD A,x</b> Add ACC to Data MemoryOperationACC $\leftarrow$ ACC + xAffected flag(s)OV, Z, AC, C <b>ADDM A,[m]</b> Add ACC to Data MemoryDescriptionThe contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory to ACCADDM A,[m]Add ACC to Data Memory to ACCDescriptionThe contents of the specified Data Memory perform a bitwise logical AND op- eration. The result is stored in the Accumulator.OperationNo (Z + ACC "AND" [m]Affected flag(s)OV, Z, AC, CADD A,[m]Logical AND Data Memory to ACCDescriptionCagical AND are in the Acc		
Affected flag(s) $OV, Z, AC, C$ ADCM A, [m]Add ACC to Data Memory with CarryDescriptionThe contents of the specified Data Memory. Accumulator and the carry flag are added. The result is stored in the specified Data Memory.Operation $[m] \leftarrow ACC + [m] + C$ Affected flag(s) $OV, Z, AC, C$ ADD A, [m]Add Data Memory to ACCDescriptionThe contents of the specified Data Memory and the Accumulator are added. The result is stored in the Accumulator.OperationACC $\leftarrow ACC + [m]$ Affected flag(s) $OV, Z, AC, C$ ADD A, xAdd immediate data to ACCDescriptionThe contents of the Accumulator and the specified immediate data are added. The result is stored in the Accumulator.OperationACC $\leftarrow ACC + x$ Affected flag(s) $OV, Z, AC, C$ ADD A, xAdd ACC to Data MemoryDescriptionThe contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory.OperationMc ACC + C (m]Affected flag(s) $OV, Z, AC, C$ ADD A, [m]Logical AND Data Memory to ACCDescriptionThe contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory perform a bitwise logical AND op- eration. The result is stored in the Accumulator.OperationMc - CC + CC * AND* [m]Affected flag(s)ZOperationACC $\leftarrow ACC * AND^*$ (m]Affected flag(s)ZAND A, [m]Logical AND Immediate data to ACCDescriptionData in the Accu	·	
ADCM A.[m]Add ACC to Data Memory with CarryDescriptionThe contents of the specified Data Memory, Accumulator and the carry flag are added. The result is stored in the specified Data Memory.Operation[m] $\leftarrow$ ACC + [m] + CAffected flag(s)OV, Z, AC, CADD A.[m]Add Data Memory to ACCDescriptionThe contents of the specified Data Memory and the Accumulator are added. The result is stored in the Accumulator.OperationACC $\leftarrow$ ACC + [m]Affected flag(s)OV, Z, AC, CADD A,xAdd immediate data to ACCDescriptionThe contents of the Accumulator.OperationACC $\leftarrow$ ACC + xAffected flag(s)OV, Z, AC, CADD A,[m]Add ACC to Data MemoryDescriptionThe contents of the Accumulator.OperationACC $\leftarrow$ ACC + xAffected flag(s)OV, Z, AC, CADDM A,[m]Add ACC to Data MemoryDescriptionThe contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory.OperationMC $\leftarrow$ ACC + [m]Affected flag(s)OV, Z, AC, CADDM A,[m]Add ACC to Data MemoryDescription[m] $\leftarrow$ ACC + [m]Affected flag(s)OV, Z, AC, CADD A,[m]Logical AND Data Memory to ACCDescriptionData in the Accumulator and the specified Data Memory perform a bitwise logical AND op- eration. The result is stored in the Accumulator.OperationACC $\leftarrow$ ACC "AND" [m]Affected flag(s)ZADD A,[m]Logical AND Data	Operation	$ACC \leftarrow ACC + [m] + C$
DescriptionThe contents of the specified Data Memory. Accumulator and the carry flag are added. The result is stored in the specified Data Memory.Operation $[m] \leftarrow ACC + [m] + C$ Affected flag(s) $OV, Z, AC, C$ <b>ADD A,[m]</b> Add Data Memory to ACCDescriptionThe contents of the specified Data Memory and the Accumulator are added. The result is stored in the Accumulator.OperationACC $\leftarrow ACC + [m]$ Affected flag(s) $OV, Z, AC, C$ <b>ADD A,x</b> Add immediate data to ACCDescriptionThe contents of the Accumulator and the specified immediate data are added. The result is stored in the Accumulator.OperationACC $\leftarrow ACC + x$ Affected flag(s) $OV, Z, AC, C$ <b>ADD A,[m]</b> Add ACC to Data MemoryOperationACC $\leftarrow ACC + x$ Affected flag(s) $OV, Z, AC, C$ <b>ADD A,[m]</b> Add ACC to Data MemoryDescriptionThe contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory.Operation[m] $\leftarrow ACC + [m]$ Affected flag(s) $OV, Z, AC, C$ <b>AND A,[m]</b> Logical AND Data Memory to ACCDescriptionData inte Accumulator and the specified Data Memory perform a bitwise logical AND op- eration. The result is stored in the Accumulator.OperationACC $\leftarrow ACC "AND" [m]$ Affected flag(s)Z <b>AND A,[m]</b> Logical AND interviet and the specified Data Memory perform a bitwise logical AND op- eration. The result is stored in the Accum	Affected flag(s)	OV, Z, AC, C
result is stored in the specified Data Memory.Operation $[m] \leftarrow ACC + [m] + C$ Affected flag(s)OV, Z, AC, CADD A, [m]Add Data Memory to ACCDescriptionThe contents of the specified Data Memory and the Accumulator are added. The result is stored in the Accumulator.OperationACC $\leftarrow$ ACC + [m]Affected flag(s)OV, Z, AC, CADD A, [m]Add immediate data to ACCDescriptionCC $\leftarrow$ ACC + [m]Affected flag(s)OV, Z, AC, CADD A, XAdd immediate data to ACCDescriptionThe contents of the Accumulator and the specified immediate data are added. The result is stored in the Accumulator.OperationACC $\leftarrow$ ACC + xAffected flag(s)OV, Z, AC, CADDM A, [m]Add ACC to Data MemoryDescriptionThe contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory.Operation[m] $\leftarrow$ ACC + [m]Affected flag(s)OV, Z, AC, CAND A, [m]Logical AND Data Memory to ACCDescription[m] $\leftarrow$ ACC + [m]Affected flag(s)ZAnd A, [m]Logical AND Data Memory to ACCDescriptionData in the Accumulator.Operation.Logical AND Data Memory to ACCDescriptionData in the Accumulator.Operation.Logical AND Data Memory to ACCDescriptionData in the Accumulator and the specified Data Memory perform a bitwise logical AND op- ceration. The result is stored in the Accumulator.Operation.ACC $\leftarrow$ ACC "	ADCM A,[m]	Add ACC to Data Memory with Carry
Affected flag(s)OV, Z, AC, CADD A,[m]Add Data Memory to ACCDescriptionThe contents of the specified Data Memory and the Accumulator are added. The result is stored in the Accumulator.OperationACC $\leftarrow$ ACC + [m]Affected flag(s)OV, Z, AC, CADD A,xAdd immediate data to ACCDescriptionThe contents of the Accumulator and the specified immediate data are added. The result is stored in the Accumulator.OperationACC $\leftarrow$ ACC + xADD A,xAdd immediate data to ACCDescriptionThe contents of the Accumulator and the specified immediate data are added. The result is stored in the Accumulator.OperationACC $\leftarrow$ ACC + xAffected flag(s)OV, Z, AC, CADM A,[m]Add ACC to Data MemoryDescriptionThe contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory perform a bitwise logical AND op- eration. The result is stored in the Accumulator.OperationImplementation and the specified Data Memory perform a bitwise logical AND op- eration. The result is stored in the Accumulator.OperationACC $\leftarrow$ ACC "AND" [m]Affected flag(s)ZAND A,ImLogical AND immediate data to ACCDescriptionData in the Accumulator and the specified immediate data perform a bitwise logical AND op- operation. The result is stored in the Accumu	Description	
ADD A,[m]Add Data Memory to ACCDescriptionThe contents of the specified Data Memory and the Accumulator are added. The result is stored in the Accumulator.OperationACC $\leftarrow$ ACC + [m]Affected flag(s)OV, Z, AC, CADD A,xAdd immediate data to ACCDescriptionThe contents of the Accumulator and the specified immediate data are added. The result is stored in the Accumulator.OperationACC $\leftarrow$ ACC + xAffected flag(s)OV, Z, AC, CADD M,A,[m]Add ACC to Data MemoryDescriptionThe contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory perform a bitwise logical AND op- eration. The result is stored in the Accumulator.Operation[m] $\leftarrow$ ACC + [m]Affected flag(s)ZAND A,[m]Logical AND immediate data to ACCDescriptionData in the Accumulator and the specified immediate data perform a bitwise logical AND op- operation. The result is stored in the Accumulator.OperationACC $\leftarrow$ ACC "AND" [m] <td>Operation</td> <td><math>[m] \leftarrow ACC + [m] + C</math></td>	Operation	$[m] \leftarrow ACC + [m] + C$
DescriptionThe contents of the specified Data Memory and the Accumulator are added. The result is stored in the Accumulator.OperationACC $\leftarrow$ ACC + [m]Affected flag(s)OV, Z, AC, C <b>ADD A,x</b> Add immediate data to ACCDescriptionThe contents of the Accumulator and the specified immediate data are added. The result is stored in the Accumulator.OperationACC $\leftarrow$ ACC + xAffected flag(s)OV, Z, AC, C <b>ADDM A,[m]</b> Add ACC to Data MemoryDescriptionThe contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory.Operation[m] $\leftarrow$ ACC + [m]Affected flag(s)OV, Z, AC, C <b>AND A,[m]</b> Logical AND Data Memory to ACCDescriptionData in the Accumulator and the specified Data Memory perform a bitwise logical AND operation. The result is stored in the Accumulator.OperationACC $\leftarrow$ ACC "AND" [m]Affected flag(s)Z <b>AND A,[m]</b> Logical AND immediate data to ACCDescriptionData in the Accumulator and the specified immediate data perform a bitwise logical AND operation. The result is stored in the Accumulator.OperationACC $\leftarrow$ ACC "AND" [m]Affected flag(s)Z <b>AND A,[m]</b> Logical AND immediate data to ACCDescriptionData in the Accumulator and the specified immediate data perform a bitwise logical AND operation. The result is stored in the Accumulator.<	Affected flag(s)	OV, Z, AC, C
actionstored in the Accumulator.OperationACC $\leftarrow$ ACC $+$ [m]Affected flag(s)OV, Z, AC, C <b>ADD A,x</b> Add immediate data to ACCDescriptionThe contents of the Accumulator and the specified immediate data are added. The result is stored in the Accumulator.OperationACC $\leftarrow$ ACC $+$ xAffected flag(s)OV, Z, AC, C <b>ADDM A,[m]</b> Add ACC to Data MemoryDescriptionThe contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory.Operation(m) $\leftarrow$ ACC $+$ (m)Affected flag(s)OV, Z, AC, C <b>ADDM A,[m]</b> Logical AND Data Memory to ACCOperation(m) $\leftarrow$ ACC $+$ (m)Affected flag(s)OV, Z, AC, C <b>AND A,[m]</b> Logical AND Data Memory to ACCDescriptionData in the Accumulator and the specified Data Memory perform a bitwise logical AND operation. The result is stored in the Accumulator.OperationACC $\leftarrow$ ACC "AND" [m]Affected flag(s)Z <b>AND A, X</b> Logical AND immediate data to ACCDescriptionData in the Accumulator and the specified immediate data perform a bitwise logical AND operation. The result is stored in the Accumulator.OperationACC $\leftarrow$ ACC "AND" (m)Affected flag(s)Z <b>AND A, Eng</b> Logical AND C to Data MemoryOperationData in the specified Data Memory.OperationCaci AND ACC to Data MemoryOperationCaci AND C C to Data Memory.OperationMate apecified Data Memory.Op	ADD A,[m]	Add Data Memory to ACC
Affected flag(s)OV, Z, AC, CADD A,xAdd immediate data to ACCDescriptionThe contents of the Accumulator and the specified immediate data are added. The result is stored in the Accumulator.OperationACC $\leftarrow$ ACC + xAffected flag(s)OV, Z, AC, CADDM A,[m]Add ACC to Data MemoryDescriptionThe contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory.Operation[m] $\leftarrow$ ACC + [m]Affected flag(s)OV, Z, AC, CAND A,[m]Logical AND Data Memory to ACCDescriptionData in the Accumulator and the specified Data Memory perform a bitwise logical AND op- eration. The result is stored in the Accumulator.OperationQata in the Accumulator and the specified Data Memory perform a bitwise logical AND op- eration. The result is stored in the Accumulator.OperationACC $\leftarrow$ ACC "AND" [m]Affected flag(s)ZAND A,xLogical AND immediate data to ACCDescriptionData in the Accumulator and the specified immediate data perform a bitwise logical AND operation. The result is stored in the Accumulator.OperationACC $\leftarrow$ ACC "AND" xAffected flag(s)ZAND A,imjLogical AND ACC to Data MemoryOperationACC $\leftarrow$ ACC "AND" wAffected flag(s)ZAND A,[m]Logical AND ACC to Data MemoryOperationMate Accumulator to and the perform a bitwise logical AND op- eration. The result is stored in the Accumulator.OperationMate Accumulator in the Accumulator perform a bitw	Description	
ADD A,xAdd immediate data to ACCDescriptionThe contents of the Accumulator and the specified immediate data are added. The result is stored in the Accumulator.OperationACC $\leftarrow$ ACC + xAffected flag(s)OV, Z, AC, CADDM A,[m]Add ACC to Data MemoryDescriptionThe contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory.Operation[m] $\leftarrow$ ACC + [m]Affected flag(s)OV, Z, AC, CADD A,[m]Logical AND Data Memory to ACCDescriptionData in the Accumulator and the specified Data Memory perform a bitwise logical AND op- eration. The result is stored in the Accumulator.OperationACC $\leftarrow$ ACC "AND" [m]Affected flag(s)ZAND A,[m]Logical AND immediate data to ACCDescriptionData in the Accumulator and the specified immediate data perform a bitwise logical AND op- eration. The result is stored in the Accumulator.OperationACC $\leftarrow$ ACC "AND" [m]Affected flag(s)ZAND A,xLogical AND immediate data to ACCDescriptionData in the Accumulator and the specified immediate data perform a bitwise logical AND operation. The result is stored in the Accumulator.OperationACC $\leftarrow$ ACC "AND" xAffected flag(s)ZANDM A,[m]Logical AND ACC to Data MemoryDescriptionData in the specified Data Memory.OperationLogical AND ACC to Data MemoryDescriptionData in the specified Data Memory.OperationCo(c" AND" (m]AND	Operation	$ACC \leftarrow ACC + [m]$
DescriptionThe contents of the Accumulator and the specified immediate data are added. The result is stored in the Accumulator.OperationACC $\leftarrow$ ACC + xAffected flag(s)OV, Z, AC, C <b>ADDM A.[m]</b> Add ACC to Data MemoryDescriptionThe contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory.Operation $[m] \leftarrow ACC + [m]$ Affected flag(s)OV, Z, AC, C <b>AND A.[m]</b> Logical AND Data Memory to ACCDescriptionData in the Accumulator and the specified Data Memory perform a bitwise logical AND op- eration. The result is stored in the Accumulator.OperationACC $\leftarrow$ ACC "AND" [m]Affected flag(s)Z <b>AND A.[m]</b> Logical AND immediate data to ACCDescriptionData in the Accumulator and the specified immediate data perform a bitwise logical AND op- eration. The result is stored in the Accumulator.OperationACC $\leftarrow$ ACC "AND" [m]Affected flag(s)Z <b>AND A.x</b> Logical AND immediate data to ACCDescriptionData in the Accumulator and the specified immediate data perform a bitwise logical AND operation. The result is stored in the Accumulator.OperationACC $\leftarrow$ ACC "AND" xAffected flag(s)Z <b>ANDM A.[m]</b> Logical AND ACC to Data MemoryDescriptionData in the specified Data Memory and the Accumulator perform a bitwise logical AND op- eration. The result is stored in the Data Memory.Operation $(m] \leftarrow ACC "AND" (m]$ Affected flag(s)Z <b>ANDM A.[m]</b> Logical AND ACC	Affected flag(s)	OV, Z, AC, C
atom and the Accumulator.OperationACC $\leftarrow$ ACC + xAffected flag(s)OV, Z, AC, C <b>ADDM A.[m]</b> Add ACC to Data MemoryDescriptionThe contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory.Operation[m] $\leftarrow$ ACC + [m]Affected flag(s)OV, Z, AC, C <b>AND A.[m]</b> Logical AND Data Memory to ACCDescriptionData in the Accumulator and the specified Data Memory perform a bitwise logical AND op- eration. The result is stored in the Accumulator.OperationACC $\leftarrow$ ACC "AND" [m]Affected flag(s)Z <b>AND A.x</b> Logical AND immediate data to ACCDescriptionData in the Accumulator and the specified immediate data perform a bitwise logical AND op- eration. The result is stored in the Accumulator.OperationACC $\leftarrow$ ACC "AND" [m]Affected flag(s)ZAND A.xLogical AND immediate data to ACCOperationACC $\leftarrow$ ACC "AND" xAffected flag(s)ZAffected flag(s)ZAffected flag(s)ZANDM A.[m]Logical AND ACC to Data MemoryDescriptionData in the specified Data Memory and the Accumulator perform a bitwise logical AND op- eration. The result is stored in the Data Memory.OperationMCC $\leftarrow$ ACC "AND" (m]Affected flag(s)ZAnd A.[m]Logical AND ACC to Data MemoryDescriptionData in the specified Data Memory and the Accumulator perform a bitwise logical AND op- eration. The result is stored in the Data Memory.	ADD A,x	Add immediate data to ACC
Affected flag(s)OV, Z, AC, CADDM A.[m]Add ACC to Data MemoryDescriptionThe contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory.Operation $[m] \leftarrow ACC + [m]$ Affected flag(s)OV, Z, AC, CAND A.[m]Logical AND Data Memory to ACCDescriptionData in the Accumulator and the specified Data Memory perform a bitwise logical AND op- eration. The result is stored in the Accumulator.OperationACC $\leftarrow$ ACC "AND" [m]Affected flag(s)ZAND A,xLogical AND immediate data to ACCDescriptionData in the Accumulator and the specified immediate data perform a bitwise logical AND op- eration. The result is stored in the Accumulator.OperationACC $\leftarrow$ ACC "AND" [m]Affected flag(s)ZAND A,xLogical AND immediate data to ACCDescriptionData in the Accumulator and the specified immediate data perform a bitwise logical AND operation. The result is stored in the Accumulator.OperationACC $\leftarrow$ ACC "AND" xAffected flag(s)ZANDM A,[m]Logical AND ACC to Data MemoryDescriptionData in the specified Data Memory and the Accumulator perform a bitwise logical AND op- eration. The result is stored in the Data Memory.OperationMCC $\leftarrow$ ACC "AND" [m]OperationData in the specified Data Memory and the Accumulator perform a bitwise logical AND op- eration. The result is stored in the Data Memory.OperationData in the specified Data Memory and the Accumulator perform a bitwise logical AND op- eration. T	Description	·
ADDM A.[m]Add ACC to Data MemoryDescriptionThe contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory.Operation $[m] \leftarrow ACC + [m]$ Affected flag(s)OV, Z, AC, CAND A.[m]Logical AND Data Memory to ACCDescriptionData in the Accumulator and the specified Data Memory perform a bitwise logical AND op- eration. The result is stored in the Accumulator.OperationACC $\leftarrow$ ACC "AND" [m]Affected flag(s)ZAND A,xLogical AND immediate data to ACCDescriptionData in the Accumulator and the specified immediate data perform a bitwise logical AND op- operation. The result is stored in the Accumulator.OperationACC $\leftarrow$ ACC "AND" [m]Affected flag(s)ZAND A,xLogical AND immediate data to ACCDescriptionData in the Accumulator and the specified immediate data perform a bitwise logical AND operation. The result is stored in the Accumulator.OperationACC $\leftarrow$ ACC "AND" xAffected flag(s)ZANDM A,[m]Logical AND ACC to Data MemoryDescriptionData in the specified Data Memory and the Accumulator perform a bitwise logical AND operation. The result is stored in the Data Memory.OperationMatical AND ACC to Data MemoryDescriptionData in the specified Data Memory.OperationImage: ACC "AND" [m]ANDM A,[m]Logical AND ACC to Data Memory.OperationImage: ACC "AND" [m]OperationImage: ACC "AND" [m]OperationImage: ACC "AND" [m]	Operation	$ACC \leftarrow ACC + x$
DescriptionThe contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory.Operation $[m] \leftarrow ACC + [m]$ Affected flag(s)OV, Z, AC, CAND A,[m]Logical AND Data Memory to ACCDescriptionData in the Accumulator and the specified Data Memory perform a bitwise logical AND op- eration. The result is stored in the Accumulator.OperationACC $\leftarrow$ ACC "AND" [m]Affected flag(s)ZAND A,xLogical AND immediate data to ACCDescriptionData in the Accumulator and the specified immediate data perform a bitwise logical AND op- eration. The result is stored in the Accumulator.OperationACC $\leftarrow$ ACC "AND" [m]Affected flag(s)ZAND A,xLogical AND immediate data to ACCDescriptionData in the Accumulator and the specified immediate data perform a bitwise logical AND op- operation. The result is stored in the Accumulator.OperationACC $\leftarrow$ ACC "AND" xAffected flag(s)ZANDM A,[m]Logical AND ACC to Data MemoryDescriptionData in the specified Data Memory and the Accumulator perform a bitwise logical AND op- eration. The result is stored in the Data Memory.Operation[m] $\leftarrow$ ACC "AND" [m]Operation[m] $\leftarrow$ ACC "AND" [m]	Affected flag(s)	OV, Z, AC, C
Indext and the specified Data Memory.Operation[m] ← ACC + [m]Affected flag(s)OV, Z, AC, CAND A,[m]Logical AND Data Memory to ACCDescriptionData in the Accumulator and the specified Data Memory perform a bitwise logical AND operation. The result is stored in the Accumulator.OperationACC ← ACC "AND" [m]Affected flag(s)ZAND A,xLogical AND immediate data to ACCDescriptionData in the Accumulator and the specified immediate data perform a bitwise logical AND operation. The result is stored in the Accumulator.OperationACC ← ACC "AND" [m]Affected flag(s)ZAND A,xLogical AND immediate data to ACCOperationACC ← ACC "AND" xAffected flag(s)ZAffected flag(s)ZANDM A,[m]Logical AND ACC to Data MemoryOperationData in the specified Data Memory and the Accumulator perform a bitwise logical AND operation. The result is stored in the Data Memory.Operation[m] ← ACC "AND" [m]	ADDM A,[m]	Add ACC to Data Memory
Affected flag(s)OV, Z, AC, CAND A,[m]Logical AND Data Memory to ACCDescriptionData in the Accumulator and the specified Data Memory perform a bitwise logical AND operation. The result is stored in the Accumulator.OperationACC $\leftarrow$ ACC "AND" [m]Affected flag(s)ZAND A,xLogical AND immediate data to ACCDescriptionData in the Accumulator and the specified immediate data perform a bitwise logical AND operation. The result is stored in the Accumulator.OperationACC $\leftarrow$ ACC "AND" [m]Affected flag(s)ZAND A,xLogical AND immediate data to ACCDescriptionData in the Accumulator and the specified immediate data perform a bitwise logical AND operation. The result is stored in the Accumulator.OperationACC $\leftarrow$ ACC "AND" xAffected flag(s)ZANDM A,[m]Logical AND ACC to Data MemoryDescriptionData in the specified Data Memory and the Accumulator perform a bitwise logical AND operation. The result is stored in the Data Memory.OperationCote and the specified Data Memory and the Accumulator perform a bitwise logical AND operation. The result is stored in the Data Memory.OperationData in the specified Data Memory and the Accumulator perform a bitwise logical AND operation. The result is stored in the Data Memory.OperationData in the specified Data Memory.OperationImplemention operation. The result is stored in the Data Memory.	Description	
AND A,[m]Logical AND Data Memory to ACCDescriptionData in the Accumulator and the specified Data Memory perform a bitwise logical AND operation. The result is stored in the Accumulator.OperationACC $\leftarrow$ ACC "AND" [m]Affected flag(s)ZAND A,xLogical AND immediate data to ACCDescriptionData in the Accumulator and the specified immediate data perform a bitwise logical AND operation. The result is stored in the Accumulator.OperationACC $\leftarrow$ ACC "AND" [m]AND A,xLogical AND immediate data to ACCDescriptionData in the Accumulator and the specified immediate data perform a bitwise logical AND operation. The result is stored in the Accumulator.OperationACC $\leftarrow$ ACC "AND" xAffected flag(s)ZANDM A,[m]Logical AND ACC to Data MemoryDescriptionData in the specified Data Memory and the Accumulator perform a bitwise logical AND operation. The result is stored in the Data Memory.Operation[m] $\leftarrow$ ACC "AND" [m]	Operation	[m] ← ACC + [m]
DescriptionData in the Accumulator and the specified Data Memory perform a bitwise logical AND operation. The result is stored in the Accumulator.Operation $ACC \leftarrow ACC$ "AND" [m]Affected flag(s)ZAND A,xLogical AND immediate data to ACCDescriptionData in the Accumulator and the specified immediate data perform a bitwise logical AND operation. The result is stored in the Accumulator.OperationACC $\leftarrow$ ACC "AND" xAffected flag(s)ZAND A,rLogical AND immediate data to ACCDescriptionData in the Accumulator and the specified immediate data perform a bitwise logical AND operation. The result is stored in the Accumulator.OperationACC $\leftarrow$ ACC "AND" xAffected flag(s)ZANDM A,[m]Logical AND ACC to Data MemoryDescriptionData in the specified Data Memory and the Accumulator perform a bitwise logical AND operation. The result is stored in the Data Memory.Operation[m] $\leftarrow$ ACC "AND" [m]	Affected flag(s)	OV, Z, AC, C
eration. The result is stored in the Accumulator.OperationACC ← ACC "AND" [m]Affected flag(s)ZAND A,xLogical AND immediate data to ACCDescriptionData in the Accumulator and the specified immediate data perform a bitwise logical AND operation. The result is stored in the Accumulator.OperationACC ← ACC "AND" xAffected flag(s)ZANDM A,[m]Logical AND ACC to Data MemoryDescriptionData in the specified Data Memory and the Accumulator perform a bitwise logical AND op- eration. The result is stored in the Data Memory.OperationImplement Accumulator and the specified Data Memory and the Accumulator perform a bitwise logical AND op- eration. The result is stored in the Data Memory.OperationImplement Accumulator and the Accumulator perform a bitwise logical AND op- eration. The result is stored in the Data Memory.OperationImplement Accumulator perform a bitwise logical AND op- eration. The result is stored in the Data Memory.OperationImplement Accumulator perform a bitwise logical AND op- eration. The result is stored in the Data Memory.	AND A,[m]	Logical AND Data Memory to ACC
Affected flag(s)ZAND A,xLogical AND immediate data to ACCDescriptionData in the Accumulator and the specified immediate data perform a bitwise logical AND operation. The result is stored in the Accumulator.OperationACC ← ACC "AND" xAffected flag(s)ZANDM A,[m]Logical AND ACC to Data MemoryDescriptionData in the specified Data Memory and the Accumulator perform a bitwise logical AND operation. The result is stored in the Data Memory.Operation(m] ← ACC "AND" [m]	Description	
AND A,xLogical AND immediate data to ACCDescriptionData in the Accumulator and the specified immediate data perform a bitwise logical AND operation. The result is stored in the Accumulator.OperationACC ← ACC "AND" xAffected flag(s)ZANDM A,[m]Logical AND ACC to Data MemoryDescriptionData in the specified Data Memory and the Accumulator perform a bitwise logical AND op- eration. The result is stored in the Data Memory.Operation[m] ← ACC "AND" [m]	Operation	ACC ← ACC "AND" [m]
DescriptionData in the Accumulator and the specified immediate data perform a bitwise logical AND operation. The result is stored in the Accumulator.OperationACC ← ACC "AND" xAffected flag(s)ZANDM A,[m]Logical AND ACC to Data Memory Data in the specified Data Memory and the Accumulator perform a bitwise logical AND operation. The result is stored in the Data Memory.Operation[m] ← ACC "AND" [m]	Affected flag(s)	Z
operationThe result is stored in the Accumulator.OperationACC ← ACC "AND" xAffected flag(s)ZANDM A,[m]Logical AND ACC to Data MemoryDescriptionData in the specified Data Memory and the Accumulator perform a bitwise logical AND operation. The result is stored in the Data Memory.Operation[m] ← ACC "AND" [m]	AND A,x	Logical AND immediate data to ACC
Affected flag(s)       Z         ANDM A,[m]       Logical AND ACC to Data Memory         Description       Data in the specified Data Memory and the Accumulator perform a bitwise logical AND operation. The result is stored in the Data Memory.         Operation       [m] ← ACC "AND" [m]	Description	· · · ·
ANDM A,[m]       Logical AND ACC to Data Memory         Description       Data in the specified Data Memory and the Accumulator perform a bitwise logical AND operation. The result is stored in the Data Memory.         Operation       [m] ← ACC "AND" [m]	Operation	$ACC \leftarrow ACC "AND" x$
Description       Data in the specified Data Memory and the Accumulator perform a bitwise logical AND operation. The result is stored in the Data Memory.         Operation       [m] ← ACC "AND" [m]	Affected flag(s)	Z
eration. The result is stored in the Data Memory.Operation[m] ← ACC "AND" [m]	ANDM A,[m]	Logical AND ACC to Data Memory
	Description	
Affected flag(s) Z	Operation	[m] ← ACC "AND" [m]
	Affected flag(s)	

Rev. 1.00



CALL addr	Subroutine call
Description	Unconditionally calls a subroutine at the specified address. The Program Counter then in- crements by 1 to obtain the address of the next instruction which is then pushed onto the stack. The specified address is then loaded and the program continues execution from this new address. As this instruction requires an additional operation, it is a two cycle instruc- tion.
Operation	Stack ← Program Counter + 1 Program Counter ← addr
Affected flag(s)	None
CLR [m]	Clear Data Memory
Description	Each bit of the specified Data Memory is cleared to 0.
Operation	[m] ← 00H
Affected flag(s)	None
CLR [m].i	Clear bit of Data Memory
Description	Bit i of the specified Data Memory is cleared to 0.
Operation	[m].i ← 0
Affected flag(s)	None
CLR WDT	Clear Watchdog Timer
Description	The TO, PDF flags and the WDT are all cleared.
Operation	WDT cleared TO $\leftarrow 0$ PDF $\leftarrow 0$
Affected flag(s)	TO, PDF
CLR WDT1	Pre-clear Watchdog Timer
Description	The TO, PDF flags and the WDT are all cleared. Note that this instruction works in conjunc- tion with CLR WDT2 and must be executed alternately with CLR WDT2 to have effect. Re- petitively executing this instruction without alternately executing CLR WDT2 will have no effect.
Operation	WDT cleared
	$TO \leftarrow 0$ PDF $\leftarrow 0$
Affected flag(s)	TO, PDF
CLR WDT2	Pre-clear Watchdog Timer
Description	The TO, PDF flags and the WDT are all cleared. Note that this instruction works in conjunc- tion with CLR WDT1 and must be executed alternately with CLR WDT1 to have effect. Re- petitively executing this instruction without alternately executing CLR WDT1 will have no effect.
Operation	WDT cleared TO $\leftarrow 0$ PDF $\leftarrow 0$
Affected flag(s)	TO, PDF



CPL [m]	Complement Data Memory
Description	Each bit of the specified Data Memory is logically complemented (1's complement). Bits which previously contained a 1 are changed to 0 and vice versa.
Operation	$[m] \leftarrow \overline{[m]}$
Affected flag(s)	Z
CPLA [m]	Complement Data Memory with result in ACC
Description	Each bit of the specified Data Memory is logically complemented (1's complement). Bits which previously contained a 1 are changed to 0 and vice versa. The complemented result is stored in the Accumulator and the contents of the Data Memory remain unchanged.
Operation	$ACC \leftarrow \overline{[m]}$
Affected flag(s)	Z
DAA [m]	Decimal-Adjust ACC for addition with result in Data Memory
Description	Convert the contents of the Accumulator value to a BCD (Binary Coded Decimal) value re- sulting from the previous addition of two BCD variables. If the low nibble is greater than 9 or if AC flag is set, then a value of 6 will be added to the low nibble. Otherwise the low nibble remains unchanged. If the high nibble is greater than 9 or if the C flag is set, then a value of 6 will be added to the high nibble. Essentially, the decimal conversion is performed by add- ing 00H, 06H, 60H or 66H depending on the Accumulator and flag conditions. Only the C flag may be affected by this instruction which indicates that if the original BCD sum is greater than 100, it allows multiple precision decimal addition.
Operation	$[m] \leftarrow ACC + 00H \text{ or}$ $[m] \leftarrow ACC + 06H \text{ or}$ $[m] \leftarrow ACC + 60H \text{ or}$ $[m] \leftarrow ACC + 66H$
Affected flag(s)	С
DEC [m]	Decrement Data Memory
Description	Data in the specified Data Memory is decremented by 1.
Operation	[m] ← [m] − 1
Affected flag(s)	Z
DECA [m]	Decrement Data Memory with result in ACC
Description	Data in the specified Data Memory is decremented by 1. The result is stored in the Accu- mulator. The contents of the Data Memory remain unchanged.
Operation	$ACC \leftarrow [m] - 1$
Affected flag(s)	Z
HALT	Enter power down mode
Description	This instruction stops the program execution and turns off the system clock. The contents of the Data Memory and registers are retained. The WDT and prescaler are cleared. The power down flag PDF is set and the WDT time-out flag TO is cleared.
Operation	$TO \leftarrow 0$ $PDF \leftarrow 1$
Affected flag(s)	TO, PDF



INC [m]	Increment Data Memory
Description	Data in the specified Data Memory is incremented by 1.
Operation	[m] ← [m] + 1
Affected flag(s)	Z
INCA [m]	Increment Data Memory with result in ACC
Description	Data in the specified Data Memory is incremented by 1. The result is stored in the Accumu- lator. The contents of the Data Memory remain unchanged.
Operation	ACC ← [m] + 1
Affected flag(s)	Z
JMP addr	Jump unconditionally
Description	The contents of the Program Counter are replaced with the specified address. Program execution then continues from this new address. As this requires the insertion of a dummy instruction while the new address is loaded, it is a two cycle instruction.
Operation	Program Counter ← addr
Affected flag(s)	None
MOV A,[m]	Move Data Memory to ACC
Description	The contents of the specified Data Memory are copied to the Accumulator.
Operation	$ACC \leftarrow [m]$
Affected flag(s)	None
MOV A,x	Move immediate data to ACC
Description	The immediate data specified is loaded into the Accumulator.
Operation	$ACC \leftarrow x$
Affected flag(s)	None
MOV [m],A	Move ACC to Data Memory
Description	The contents of the Accumulator are copied to the specified Data Memory.
Operation	$[m] \leftarrow ACC$
Affected flag(s)	None
NOP	No operation
Description	No operation is performed. Execution continues with the next instruction.
Operation	No operation
Affected flag(s)	None
OR A,[m]	Logical OR Data Memory to ACC
Description	Data in the Accumulator and the specified Data Memory perform a bitwise logical OR oper- ation. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC "OR" [m]$
Affected flag(s)	Z



OR A,x	Logical OR immediate data to ACC
Description	Data in the Accumulator and the specified immediate data perform a bitwise logical OR operation. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC "OR" x$
Affected flag(s)	Z
ORM A,[m]	Logical OR ACC to Data Memory
Description	Data in the specified Data Memory and the Accumulator perform a bitwise logical OR oper- ation. The result is stored in the Data Memory.
Operation	[m] ← ACC ″OR″ [m]
Affected flag(s)	Z
RET	Return from subroutine
Description	The Program Counter is restored from the stack. Program execution continues at the re- stored address.
Operation	Program Counter ← Stack
Affected flag(s)	None
RET A,x	Return from subroutine and load immediate data to ACC
Description	The Program Counter is restored from the stack and the Accumulator loaded with the specified immediate data. Program execution continues at the restored address.
Operation	Program Counter $\leftarrow$ Stack ACC $\leftarrow$ x
Affected flag(s)	None
RETI	Return from interrupt
Description	The Program Counter is restored from the stack and the interrupts are re-enabled by set- ting the EMI bit. EMI is the master interrupt global enable bit. If an interrupt was pending when the RETI instruction is executed, the pending Interrupt routine will be processed be- fore returning to the main program.
Operation	Program Counter ← Stack EMI ← 1
Affected flag(s)	None
RL [m]	Rotate Data Memory left
Description	The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0.
Operation	[m].(i+1) ← [m].i; (i = 0~6) [m].0 ← [m].7
Affected flag(s)	None
RLA [m]	Rotate Data Memory left with result in ACC
Description	The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0. The rotated result is stored in the Accumulator and the contents of the Data Memory remain unchanged.
Operation	ACC.(i+1) ← [m].i; (i = 0~6) ACC.0 ← [m].7
Affected flag(s)	None



RLC [m]	Rotate Data Memory left through Carry
Description	The contents of the specified Data Memory and the carry flag are rotated left by 1 bit. Bit 7 replaces the Carry bit and the original carry flag is rotated into bit 0.
Operation	$[m].(i+1) \leftarrow [m].i; (i = 0~6)$ $[m].0 \leftarrow C$ $C \leftarrow [m].7$
Affected flag(s)	С
RLCA [m]	Rotate Data Memory left through Carry with result in ACC
Description	Data in the specified Data Memory and the carry flag are rotated left by 1 bit. Bit 7 replaces the Carry bit and the original carry flag is rotated into the bit 0. The rotated result is stored in the Accumulator and the contents of the Data Memory remain unchanged.
Operation	ACC.(i+1) $\leftarrow$ [m].i; (i = 0~6) ACC.0 $\leftarrow$ C C $\leftarrow$ [m].7
Affected flag(s)	C
RR [m]	Rotate Data Memory right
Description	The contents of the specified Data Memory are rotated right by 1 bit with bit 0 rotated into bit 7.
Operation	[m].i ← [m].(i+1); (i = 0~6) [m].7 ← [m].0
Affected flag(s)	None
RRA [m]	Rotate Data Memory right with result in ACC
Description	Data in the specified Data Memory and the carry flag are rotated right by 1 bit with bit 0 ro- tated into bit 7. The rotated result is stored in the Accumulator and the contents of the Data Memory remain unchanged.
Operation	ACC.i ← [m].(i+1); (i = 0~6) ACC.7 ← [m].0
Affected flag(s)	None
RRC [m]	Rotate Data Memory right through Carry
Description	The contents of the specified Data Memory and the carry flag are rotated right by 1 bit. Bit 0 replaces the Carry bit and the original carry flag is rotated into bit 7.
Operation	$[m].i \leftarrow [m].(i+1); (i = 0~6)$ [m].7 $\leftarrow C$ C $\leftarrow$ [m].0
Affected flag(s)	С
RRCA [m]	Rotate Data Memory right through Carry with result in ACC
Description	Data in the specified Data Memory and the carry flag are rotated right by 1 bit. Bit 0 re- places the Carry bit and the original carry flag is rotated into bit 7. The rotated result is stored in the Accumulator and the contents of the Data Memory remain unchanged.
Operation	ACC.i $\leftarrow$ [m].(i+1); (i = 0~6) ACC.7 $\leftarrow$ C C $\leftarrow$ [m].0
Affected flag(s)	C



SBC A,[m]	Subtract Data Memory from ACC with Carry
Description	The contents of the specified Data Memory and the complement of the carry flag are sub- tracted from the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
Operation	$ACC \leftarrow ACC - [m] - \overline{C}$
Affected flag(s)	OV, Z, AC, C
SBCM A,[m]	Subtract Data Memory from ACC with Carry and result in Data Memory
Description	The contents of the specified Data Memory and the complement of the carry flag are sub- tracted from the Accumulator. The result is stored in the Data Memory. Note that if the re- sult of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
Operation	$[m] \leftarrow ACC - [m] - \overline{C}$
Affected flag(s)	OV, Z, AC, C
SDZ [m]	Skip if decrement Data Memory is 0
Description	The contents of the specified Data Memory are first decremented by 1. If the result is 0 the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds with the following instruction.
Operation	[m] ← [m] − 1 Skip if [m] = 0
Affected flag(s)	None
SDZA [m]	Skip if decrement Data Memory is zero with result in ACC
Description	The contents of the specified Data Memory are first decremented by 1. If the result is 0, the following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0, the program proceeds with the following instruction.
Operation	$ACC \leftarrow [m] - 1$ Skip if $ACC = 0$
Affected flag(s)	None
SET [m]	Set Data Memory
Description	Each bit of the specified Data Memory is set to 1.
Operation	$[m] \leftarrow FFH$
Affected flag(s)	None
SET [m].i	Set bit of Data Memory
Description	Bit i of the specified Data Memory is set to 1.
Operation	[m].i ← 1
Affected flag(s)	None



SIZ [m]	Skip if increment Data Memory is 0
Description	The contents of the specified Data Memory are first incremented by 1. If the result is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds with the following instruction.
Operation	[m] ← [m] + 1 Skip if [m] = 0
Affected flag(s)	None
SIZA [m]	Skip if increment Data Memory is zero with result in ACC
Description	The contents of the specified Data Memory are first incremented by 1. If the result is 0, the following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds with the following instruction.
Operation	$ACC \leftarrow [m] + 1$ Skip if $ACC = 0$
Affected flag(s)	None
SNZ [m].i	Skip if bit i of Data Memory is not 0
Description	If bit i of the specified Data Memory is not 0, the following instruction is skipped. As this re- quires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is 0 the program proceeds with the following instruction.
Operation	Skip if $[m].i \neq 0$
Affected flag(s)	None
SUB A,[m]	Subtract Data Memory from ACC
Description	The specified Data Memory is subtracted from the contents of the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
Operation	$ACC \leftarrow ACC - [m]$
Affected flag(s)	OV, Z, AC, C
SUBM A,[m]	Subtract Data Memory from ACC with result in Data Memory
Description	The specified Data Memory is subtracted from the contents of the Accumulator. The result
	is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
Operation	
Operation Affected flag(s)	be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
•	be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1. $[m] \leftarrow ACC - [m]$
Affected flag(s)	be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1. [m] ← ACC – [m] OV, Z, AC, C
Affected flag(s)	<ul> <li>be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.</li> <li>[m] ← ACC - [m]</li> <li>OV, Z, AC, C</li> <li>Subtract immediate data from ACC</li> <li>The immediate data specified by the code is subtracted from the contents of the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will</li> </ul>



SWAP [m]	Swap nibbles of Data Memory
Description	The low-order and high-order nibbles of the specified Data Memory are interchanged.
Operation	[m].3~[m].0 $\leftrightarrow$ [m].7 ~ [m].4
Affected flag(s)	None
Allected liag(s)	None
SWAPA [m]	Swap nibbles of Data Memory with result in ACC
Description	The low-order and high-order nibbles of the specified Data Memory are interchanged. The result is stored in the Accumulator. The contents of the Data Memory remain unchanged.
Operation	ACC.3 ~ ACC.0 ← [m].7 ~ [m].4 ACC.7 ~ ACC.4 ← [m].3 ~ [m].0
Affected flag(s)	None
SZ [m]	Skip if Data Memory is 0
Description	If the contents of the specified Data Memory is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds with the following instruction.
Operation	Skip if [m] = 0
Affected flag(s)	None
SZA [m]	Skip if Data Memory is 0 with data movement to ACC
Description	The contents of the specified Data Memory are copied to the Accumulator. If the value is zero, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds with the following instruction.
Operation	$ACC \leftarrow [m]$ Skip if [m] = 0
Affected flag(s)	None
SZ [m].i	Skip if bit i of Data Memory is 0
SZ [m].i Description	Skip if bit i of Data Memory is 0 If bit i of the specified Data Memory is 0, the following instruction is skipped. As this re- quires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0, the program proceeds with the following instruction.
	If bit i of the specified Data Memory is 0, the following instruction is skipped. As this re- quires the insertion of a dummy instruction while the next instruction is fetched, it is a two
Description	If bit i of the specified Data Memory is 0, the following instruction is skipped. As this re- quires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0, the program proceeds with the following instruction.
Description Operation	If bit i of the specified Data Memory is 0, the following instruction is skipped. As this re- quires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0, the program proceeds with the following instruction. Skip if $[m]$ .i = 0
Description Operation Affected flag(s)	If bit i of the specified Data Memory is 0, the following instruction is skipped. As this re- quires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0, the program proceeds with the following instruction. Skip if $[m].i = 0$ None
Description Operation Affected flag(s) TABRDC [m]	If bit i of the specified Data Memory is 0, the following instruction is skipped. As this re- quires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0, the program proceeds with the following instruction. Skip if [m].i = 0 None Read table (current page) to TBLH and Data Memory The low byte of the program code (current page) addressed by the table pointer (TBLP) is
Description Operation Affected flag(s) TABRDC [m] Description	If bit i of the specified Data Memory is 0, the following instruction is skipped. As this re- quires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0, the program proceeds with the following instruction. Skip if [m].i = 0 None Read table (current page) to TBLH and Data Memory The low byte of the program code (current page) addressed by the table pointer (TBLP) is moved to the specified Data Memory and the high byte moved to TBLH. [m] ← program code (low byte)
Description Operation Affected flag(s) <b>TABRDC [m]</b> Description Operation	If bit i of the specified Data Memory is 0, the following instruction is skipped. As this re- quires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0, the program proceeds with the following instruction. Skip if [m].i = 0 None Read table (current page) to TBLH and Data Memory The low byte of the program code (current page) addressed by the table pointer (TBLP) is moved to the specified Data Memory and the high byte moved to TBLH. [m] ← program code (low byte) TBLH ← program code (high byte)
Description Operation Affected flag(s) <b>TABRDC [m]</b> Description Operation Affected flag(s)	If bit i of the specified Data Memory is 0, the following instruction is skipped. As this re- quires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0, the program proceeds with the following instruction. Skip if [m].i = 0 None Read table (current page) to TBLH and Data Memory The low byte of the program code (current page) addressed by the table pointer (TBLP) is moved to the specified Data Memory and the high byte moved to TBLH. [m] ← program code (low byte) TBLH ← program code (high byte) None
Description Operation Affected flag(s) <b>TABRDC [m]</b> Description Operation Affected flag(s) <b>TABRDL [m]</b>	If bit i of the specified Data Memory is 0, the following instruction is skipped. As this re- quires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0, the program proceeds with the following instruction. Skip if [m].i = 0 None Read table (current page) to TBLH and Data Memory The low byte of the program code (current page) addressed by the table pointer (TBLP) is moved to the specified Data Memory and the high byte moved to TBLH. [m] ← program code (low byte) TBLH ← program code (high byte) None Read table (last page) to TBLH and Data Memory The low byte of the program code (last page) addressed by the table pointer (TBLP) is




XOR A,[m]	Logical XOR Data Memory to ACC
Description	Data in the Accumulator and the specified Data Memory perform a bitwise logical XOR operation. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC "XOR" [m]$
Affected flag(s)	Z
XORM A,[m]	Logical XOR ACC to Data Memory
Description	Data in the specified Data Memory and the Accumulator perform a bitwise logical XOR operation. The result is stored in the Data Memory.
Operation	[m] ← ACC "XOR" [m]
Affected flag(s)	Z
XOR A,x	Logical XOR immediate data to ACC
Description	Data in the Accumulator and the specified immediate data perform a bitwise logical XOR operation. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC "XOR" x$
Affected flag(s)	Z



# **Package Information**

Note that the package information provided here is for consultation purposes only. As this information may be updated at regular intervals users are reminded to consult the Holtek website (<u>http://www.holtek.com.tw/english/literature/package.pdf</u>) for the latest version of the package information.

# 10-pin MSOP Outline Dimensions



Symbol	Dimensions in inch			
	Min.	Nom.	Max.	
A		_	0.043	
A1	0.000	_	0.006	
A2	0.030	0.033	0.037	
В	0.007	_	0.011	
С	_	_	0.010	
D		0.018	_	
E		0.193	_	
E1		0.118	_	
е		0.020	_	
L	0.016	0.024	0.031	
L1		0.037	_	
θ	0°		8°	

Symbol	Dimensions in mm			
	Min.	Nom.	Max.	
А	_	_	1.10	
A1	0.00		0.15	
A2	0.75	0.85	0.95	
В	0.17		0.27	
С	_		0.25	
D		3.00		
E	_	4.90		
E1		3.00		
е	_	0.50		
L	0.40	0.60	0.80	
L1	_	0.95		
θ	0°	_	8°	



Holtek Semiconductor Inc. (Headquarters) No.3, Creation Rd. II, Science Park, Hsinchu, Taiwan Tel: 886-3-563-1999 Fax: 886-3-563-1189 http://www.holtek.com.tw

Holtek Semiconductor Inc. (Taipei Sales Office) 4F-2, No. 3-2, YuanQu St., Nankang Software Park, Taipei 115, Taiwan Tel: 886-2-2655-7070 Fax: 886-2-2655-7373 Fax: 886-2-2655-7383 (International sales hotline)

#### Holtek Semiconductor Inc. (Shenzhen Sales Office)

5F, Unit A, Productivity Building, No.5 Gaoxin M 2nd Road, Nanshan District, Shenzhen, China 518057 Tel: 86-755-8616-9908, 86-755-8616-9308 Fax: 86-755-8616-9722

Holtek Semiconductor (USA), Inc. (North America Sales Office) 46729 Fremont Blvd., Fremont, CA 94538 Tel: 1-510-252-9880 Fax: 1-510-252-9885 http://www.holtek.com

Copyright © 2011 by HOLTEK SEMICONDUCTOR INC.

The information appearing in this Data Sheet is believed to be accurate at the time of publication. However, Holtek assumes no responsibility arising from the use of the specifications described. The applications mentioned herein are used solely for the purpose of illustration and Holtek makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise. Holtek's products are not authorized for use as critical components in life support devices or systems. Holtek reserves the right to alter its products without prior notification. For the most up-to-date information, please visit our web site at http://www.holtek.com.tw.