

HT47C10L *R-F Type Low Voltage 8-Bit Mask MCU*

Technical Document

- Tools Information
- FAQs
- <u>Application Note</u>
 - HA0029E Using the Time Base Function in the HT47R20A-1
 - HA0030E Using the RTC in the HT47R20A-1
 - HA0034E Using the Buzzer Function in the HT47R20A-1
 - HA0036E Using the PFD Function in the HT47R20A-1
 - HA0045E Distinguishing between the Different Devices in the HT47 MCU Series

Features

- Operating voltage: 1.2V~2.2V
- Eight bidirectional I/O lines
- On-chip 32kHz/128kHz built-in RC oscillator (Mask option; 128kHz is selected especially for EL driving)
- Watchdog Timer
- 1K×16 program memory ROM
- 32×8 data memory RAM
- One time base (TB)
- One buzzer output
- One EL output
- One externally adjustable low voltage detector

General Description


The HT47C10L is an 8-bit high performance RISC-like microcontroller. Its single cycle instruction and two-stage pipeline architecture make it suitable for high

- HALT function and wake-up feature reduce power consumption
- One LCD driver with 9×4 segments, 1/4 duty, 1/2 bias
- RC type A/D converter
- Two-level subroutine nesting
- Bit manipulation instruction
- 16-bit table read instruction
- Up to 122 μs instruction cycle with 32768Hz system clock
- · All instructions in one or two machine cycles
- 63 powerful instructions
- 44-pin QFP package


speed applications. The device is suited for clinical thermometers.



Block Diagram



Pin Assignment





Pin Description

Pin Name	I/O	Function
RES	I	Schmitt trigger reset input. Active low
PA0/BZ PA1/BZ	I/O I/O	Bidirectional 2-bit input/output port. Each bit can be a wake-up input. The PA0 and PA1 are pin-shared with the BZ and \overline{BZ} , respectively. Once the PA0 and PA1 are selected as buzzer driving outputs, the output signals come from an internal buzzer clock generator. Software instructions determine the CMOS output or Schmitt trigger input with pull-high resistor
PA2/EL1 PA3/EL2	1/O 1/O	Bidirectional 2-bit input/output port. Each bit can be a wake-up input. The PA2 and PA3 are pin-shared with the EL1 and EL2, respectively. Once the PA2 and PA3 are selected as EL driving outputs, the output signals come from an internal EL clock generator. Software instructions determine the CMOS output or Schmitt trigger input with pull-high resistor
PA4~PA7	I/O	Bidirectional 4-bit input/output port. Each bit can be a wake-up input. Software instructions determine the CMOS output or Schmitt trigger input with pull-high resistor
VSS	_	Negative power supply, ground
VCC, C1, C2		For double voltage. VCC=2×VDD VCC: LCD power supply voltage, a capacitor has to be connected between VCC and VSS. C1, C2: Switching pins for VCC, a capacitor has to be connected between C1 and C2
SEG8~SEG0 COM3~COM0	0	LCD driver outputs for LCD panel segments and commons.
VDD	_	Positive power supply
LVD	В	Low voltage detector. A resistor has to be connected between VSS and LVD
RCIN	Ι	RC type A/D converter input pin for RC oscillation.
RREF	0	RC type A/D converter output pin for reference resistor oscillation.
RSEN	0	RC type A/D converter output pin for sensor resistor oscillation
TEST1 TEST2	I	TEST mode input pin with pull-high resistor. Let open in normal mode
TRIM1~TRIM6	I	TEST mode input pin. Let open in normal mode

Absolute Maximum Ratings

Supply VoltageV_SS=0.3V to V_SS+2.5V	Storage Temperature50°C to 125°C
Input VoltageV_{SS}=0.3V to V_{DD}+0.3V	Operating Temperature40°C to 85°C

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.



D.C. Characteristics

Sumbal	Paramatar		Test Conditions	Min	Turn	Maria	ا ا سال
Symbol	Parameter	V _{DD}	Conditions	Min.	Тур.	Max.	Unit
V _{DD}	Operating Voltage	_		1.2	1.5	2.2	V
V _{CC}	LCD Voltage	_	VCC=2×VDD	2.4	3	4.4	V
V _{LVD}	Low Voltage Detector Voltage	_	R_{LVD} =30k Ω	1.25	1.3	1.35	V
			No load, f _{OSC} =128kHz f _{SYS} =32kHz, A/D Off, LVD disable		9	20	μA
		4.574	No load, f_{OSC} =128kHz f_{SYS} =32kHz, A/D On, LVD disable *R=30k Ω , *C=2200pF		26	50	μΑ
I _{DD}	Operating Current	1.5V	No load, f _{OSC} =32kHz f _{SYS} =32kHz, A/D Off, LVD disable		5	10	μA
			No load, f _{OSC} =32kHz f _{SYS} =32kHz, A/D On, LVD disable *R=30kΩ, *C=2200pF		23	40	μΑ
I _{LVD}	LVD Current	1.5V	LVD enable		50	100	μA
I _{STB1}	Standby Current (LVD Disable, LCD Off)	1.5V	No load, system HALT A/D Off, LVD Off			1	μA
		1.5V	No load, f _{OSC} =128kHz f _{SYS} =32kHz, A/D Off, LVD disable		7	15	μA
I _{STB2}	Standby Current (LCD On)		No load, f _{OSC} =32kHz f _{SYS} =32kHz, A/D Off, LVD disable		2.5	5	μA
V _{IL1}	Input Low Voltage for I/O Ports	_		0		0.3V _{DD}	V
V _{IH1}	Input High Voltage for I/O Ports	_		0.8V _{DD}	_	V _{DD}	V
V _{IL2}	Input Low Voltage (RES)	_		0	_	0.4V _{DD}	V
V _{IH2}	Input High Voltage (RES)	_		0.9V _{DD}	_	V _{DD}	V
I _{OL1}	Sink Current PA0 (BZ), PA1 (BZ), PA2 (EL1), PA3 (EL2), PA4~PA7	1.5V	V _{OL} =0.15V	0.5	0.8	_	mA
I _{OH1}	Source Current PA0 (BZ), PA1 (BZ), PA2 (EL1), PA3 (EL2), PA4~PA7	1.5V	V _{OH} =1.35V	-0.3	-0.6	_	mA
I _{OL2}	Common Output Sink Current	1.5V	V _{OL} =0.3V (1/2 bias)	50	100	_	μA
I _{OH2}	Common Output Source Current	1.5V	V _{OH} =2.7V (1/2 bias)	-50	-100	_	μA
I _{OL3}	Segment Output Sink Current	1.5V	V _{OL} =0.3V (1/2 bias)	50	100	_	μA
I _{OH3}	Segment Output Source Current	1.5V	V _{OH} =2.7V(1/2 bias)	-50	-100	_	μA
R _{PH1}	Pull-high Resistance of I/O Ports	1.5V	V _{IL} =0V	75	150	300	kΩ
R _{PH2}	Pull-high Resistance of TEST	1.5V	V _{IL} =0V	75	150	300	kΩ

Note: *R means the resistance of RC type A/D converter

*C means the capacitance of RC type A/D converter

 $^{\ast}\text{R}_{\text{LVD}}$ value may be different for different lot



A.C. Characteristics

	Ta=25°C
_	

Symbol	Parameter		Test Conditions	Min.	Turn	Max.	Unit	
Symbol	Farameter	V_{DD}	Conditions		Тур.	WidX.	Unit	
f _{32K}	Oscillator Clock (32kHz option)	1.5V	_	26	32	40	kHz	
f _{128K}	Oscillator Clock (128kHz option)		_	102	128	160	kHz	
t _{RES}	External Reset Low Pulse Width	1.5V	_	100	_	_	μs	
f _{AD}	A/D Converter Frequency	1.5V	_			50	kHz	



Functional Description

Execution Flow

The HT47C10L system clock is derived from an about 32kHz built-in RC oscillator. The system clock is internally divided into four non-overlapping clocks (T1, T2, T3 and T4). One instruction cycle consists of four system clock cycles.

Instruction fetching and execution are pipelined in such a way that a fetch takes one instruction cycle while decoding and execution takes the next instruction cycle. However, the pipelining scheme causes each instruction to effectively execute in one cycle. If an instruction changes the program counter, two cycles are required to complete the instruction.

Program Counter – PC

The 10-bit program counter (PC) controls the sequence in which the instructions stored in the program ROM are executed and its contents specify a maximum of 1024 addresses.

After accessing a program memory word to fetch an in-


struction code, the contents of the program counter are incremented by one. The program counter then points to the memory word containing the next instruction code.

When executing a jump instruction, conditional skip execution, loading PCL register, subroutine call, initial reset, internal interrupt, external interrupt or return from subroutine, the PC manipulates the program transfer by loading the address corresponding to each instruction.

The conditional skip is activated by instruction. Once the condition is met, the next instruction, fetched during the current instruction execution, is discarded and a dummy cycle replaces it to get the proper instruction. Otherwise proceed with the next instruction.

The lower byte of the program counter (PCL) is a readable and writeable register (06H). Moving data into the PCL performs a short jump. The destination will be within 256 locations.

When a control transfer takes place, an additional dummy cycle is required.



Execution F	low
-------------	-----

Mode	Program Counter									
Wode	*9	*8	*7	*6	*5	*4	*3	*2	*1	*0
Initial Reset	0	0	0	0	0	0	0	0	0	0
Timer/event Counter Interrupt	0	0	0	0	0	0	0	1	0	0
Time Base Interrupt	0	0	0	0	0	0	1	0	0	0
Skip	Program Counter+2									
Loading PCL	*9	*8	@7	@6	@5	@4	@3	@2	@1	@0
Jump, Call Branch	#9	#8	#7	#6	#5	#4	#3	#2	#1	#0
Return from Subroutine	S9	S8	S7	S6	S5	S4	S3	S2	S1	S0

Program Counter

Note: *9~*0: Program counter bits S9~S0: Stack register bits

#9~#0: Instruction code bits

@7~@0: PCL bits



Program Memory – ROM

The program memory is used to store the program instructions, which are to be executed. It also contains data, table, and interrupt entries, and is organized into 1024×16 bits, addressed by the program counter and table pointer.

Certain locations in the program memory are reserved for special usage:

Location 000H

This area is reserved for the initialization program. After chip reset, the program always begins execution at location 000H.

Location 004H


This area is reserved for the timer/event counter interrupt service program. If timer interrupt results from a timer/event counter A or B overflow, and if the interrupt is enabled and the stack is not full, the program begins execution at location 004H.

Location 008H

This area is reserved for the time base interrupt service program. If a time base interrupt occurs, and if the interrupt is enabled and the stack is not full, the program begins execution at location 008H.

Table location

Any location in the ROM space can be used as look-up tables. The instructions "TABRDC [m]" (the current page, 1 page=256 words) and "TABRDL [m]" (the last page) transfer the contents of the lower-order byte to the specified data memory, and the higher-order byte to TBLH (08H). Only the destination of the lower-order byte in the table is well-defined, the higher-order byte of the table word are transferred to the TBLH. The table higher-order byte register (TBLH) is read only. The table pointer (TBLP) is a read/write register (07H), which indicates the table location. Before accessing the table, the location must be placed in TBLP. The TBLH is read only and cannot be restored. If the main routine and the ISR (interrupt service routine) both employ the table read instruction, the contents of the TBLH in the main routine are likely to be changed by the table read instruction used in the ISR. Errors can occur. In other words using the table read instruction in the main routine and the ISR simultaneously should be avoided. However, if the table read instruction has to be applied in both the main rou-



Program Memory

tine and the ISR, the interrupt is supposed to be disabled prior to the table read instruction. It will not be enabled until the TBLH has been backed up. All table related instructions need two cycles to complete the operation. These areas may function as normal program memory depending upon the requirements.

Stack Register – STACK

This is a special part of the memory which is used to save the contents of the Program Counter only. The stack is organized into two levels and is neither part of the data nor part of the program space, and is neither readable nor writeable. The activated level is indexed by the stack pointer (SP) and is neither readable nor writeable. At a subroutine call or interrupt acknowledgment, the contents of the program counter are pushed onto the stack. At the end of a subroutine or an interrupt routine, signaled by a return instruction (RET or RETI), the program counter is restored to its previous value from the stack. After a chip reset, the SP will point to the top of the stack.

If the stack is full and a non-masked interrupt takes place, the interrupt request flag will be recorded but the acknowledgment will be inhibited. When the stack pointer is decremented (by RET or RETI), the interrupt will be serviced. This feature prevents stack overflow al-

Instruction(s)					Table L	ocation				
instruction(s)	*9	*8	*7	*6	*5	*4	*3	*2	*1	*0
TABRDC [m]	P9	P8	@7	@6	@5	@4	@3	@2	@1	@0
TABRDL [m]	1	1	@7	@6	@5	@4	@3	@2	@1	@0

Table Location

Note: *9~*0: Bits of table location

@7~@0: Bits of table pointer

P9~P8: Bits of current program counter



lowing the programmer to use the structure more easily. In a similar case, if the stack is full and a "CALL" is subsequently executed, stack overflow occurs and the first entry will be lost (only the most recent two return addresses is stored).

Data Memory – RAM

The data memory is designed with 54×8 bits. The data memory is divided into two functional groups: special function registers and general-purpose data memory (32×8). Most are read/write, but some are read only.

	la dina at Addae a siran Da siatan O	N
00H	Indirect Addressing Register 0	
01H	MP 0	
02H	Indirect Addressing Register 1	
03H	MP1	
04H	BP	
05H	ACC	
06H	PCL	
07H	TBLP	
08H	TBLH	
09H	TBC	
0AH	STATUS	
0BH	INTC	
0CH		
0DH		
0EH		Special Purpose
0FH		Data Memory
10H		
11H		
12H	PA	
13H	PAC	
14H		
15H		
16H		
17H		
18H		
19H		
1AH		
1BH		
1CH		
1DH		
1EH		
1FH	TADALL	/
20H 21H	TMRAH	: Unused
21H 22H	TMRAL	Read as "00"
22H 23H	TMRC TMRBH	Reau as 00
23H	TMRBL	
25H		
26H	ADCR	
27H	OPT1 OPT2	
27H 28H	OPTZ	
5FH		
60H	General-Purpose	
	Data Memory	
7FH	(32 Bytes)	
	RAM Manning (Bank	(1)

RAM Mapping (Bank 0)

The special function registers include the indirect addressing register 0 (00H), the memory pointer register 0 (MP0; 01H), the indirect addressing register 1 (02H), the memory pointer register 1 (MP1;03H), the bank pointer (BP;04H), the accumulator (ACC;05H), the program counter lower-order byte register (PCL;06H), the table pointer (TBLP;07H), the table higher-order byte register (TBLH;08H), the time base control register (TBC;09H), the status register (STATUS;0AH), the interrupt control register 0 (INTC;0BH), the I/O registers (PA;12H), I/O port control register (PAC;13H), the timer/event counter A higher-order byte register (TMRAH; 20H), the timer/event counter A lower-order byte register (TMRAL; 21H), the timer/event counter control register (TMRC; 22H), the timer/event counter B higher-order byte register (TMRBH; 23H), the timer/event counter B lower-order byte register (TMRBL; 24H), the RC oscillator type A/D converter control register (ADCR; 25H) and the option register (OPT1; 26H, OPT2; 27H).

The remaining space before the 60H are reserved for future expanded usage and reading these location will return the result 00H. The general-purpose data memory, addressed from 60H to 7FH, is used for data and control information under instruction command.

All data memory areas can handle arithmetic, logic, increment, decrement and rotate operations. Except for some dedicated bits, each bit in the data memory can be set and reset by the "SET [m].i" and "CLR [m].i" instruction, respectively. They are also indirectly accessible through memory pointer registers (MP0;01H, MP1;03H).

Indirect Addressing Register

Location 00H and 02H are indirect addressing registers that are not physically implemented. Any read/write operation of [00H] and [02H] access data memory pointed to by MP0 (01H) and MP1 (03H) respectively. Reading location 00H or 02H indirectly will return the result 00H. Writing indirectly results in no operation.

The function of data movement between two indirect addressing registers are not supported. The memory pointer registers, MP0 and MP1, are both 8-bit registers which can be used to access the data memory by combining corresponding indirect addressing registers.

MP0 only can be applied to data memory, while MP1 can be applied to data memory and LCD display memory.

Accumulator

The accumulator is closely related to ALU operations. It is also mapped to location 05H of the data memory and is capable of carrying out immediate data operations. The data movement between two data memory locations must pass through the accumulator.



Arithmetic and Logic Unit – ALU

This circuit performs 8-bit arithmetic and logic operation. The ALU provides the following functions:

- Arithmetic operations (ADD, ADC, SUB, SBC, DAA)
- Logic operations (AND, OR, XOR, CPL)
- Rotation (RL, RR, RLC, RRC)
- Increment and Decrement (INC, DEC)
- Branch decision (SZ, SNZ, SIZ, SDZ)

The ALU not only saves the results of a data operation but can change the status register.

Status Register – STATUS

This 8-bit register (0AH) contains the zero flag (Z), carry flag (C), auxiliary carry flag (AC), overflow flag (OV), power down flag (PDF) and watchdog time-out flag (TO). It also records the status information and controls the operation sequence.

With the exception of the TO and PDF flags, bits in the status register can be altered by instructions like most other registers. Any data written into the status register will not change the TO or PDF flags. In addition it should be noted that operations related to the status register may give different results from those intended. The TO and PDF flags can only be changed by the watchdog timer overflow, system power-up, clearing the watchdog timer and executing the HALT instruction.

The Z, OV, AC and C flags generally reflect the status of the latest operations.

In addition, on entering the interrupt sequence or executing the subroutine call, the status register will not be automatically pushed onto the stack. If the contents of status are important and if the subroutine can corrupt the status register, precautions must be taken to save it properly.

Interrupts

The HT47C10L provides an internal timer/event counter interrupt and an internal time base interrupt. The interrupt control register (INTC;0BH) contains the interrupt control bits to set the enable/disable and interrupt request flags.

Once an interrupt subroutine is serviced, all other interrupts will be blocked (by clearing the EMI bit). This scheme may prevent any further interrupt nesting. Other interrupt requests may happen during this interval, but only the interrupt request flag is recorded. If a certain interrupt needs servicing within the service routine, the programmer may set the EMI bit and the corresponding bit of INTC allow interrupt nesting. If the stack is full, the interrupt request will not be acknowledged, even if the related interrupt is enabled, until the SP is decremented. If immediate service is desired, the stack must be prevented from becoming full.

As an interrupt is serviced, a control transfer occurs by pushing the program counter onto the stack, followed by a branch to a subroutine at specified locations in the program memory. Only the program counter is pushed onto the stack. If the contents of the register and status register (STATUS) is altered by the interrupt service program which corrupts the desired control sequence, the contents must be saved first.

The internal timer/event counter interrupt is initialized by setting the timer/event counter interrupt request flag (TF; bit 4 of INTC), caused by a timer A or timer B overflow. When the interrupt is enabled, and the stack is not full and the TF bit is set, a subroutine call to location 04H will occur. The related interrupt request flag (TF) will be reset and the EMI bit cleared to disable further interrupts.

Bit No.	Label	Function
0	С	C is set if an operation results in a carry during an addition operation or if a borrow does not take place during a subtraction operation; otherwise C is cleared. C is also affected by a rotate through carry instruction.
1	AC	AC is set if an operation results in a carry out of the low nibbles in addition or no borrow from the high nibble into the low nibble in subtraction; otherwise AC is cleared.
2	Z	Z is set if the result of an arithmetic or logical operation is zero; otherwise Z is cleared.
3	OV	OV is set if an operation results in a carry into the highest-order bit but not a carry out of the highest-order bit, or vice versa; otherwise OV is cleared.
4	PDF	PDF is cleared by either a system power-up or executing the "CLR WDT" instruction. PDF is set by executing the "HALT" instruction.
5	то	TO is cleared by a system power-up or executing the "CLR WDT" or" HALT" instruction. TO is set by a WDT time-out.
6		Unused bit, read as "0"
7	_	Unused bit, read as "0"

STATUS (0AH) Register



Bit No.	Label	Function
0	EMI	Control the master or global interrupt (1=enabled; 0=disabled)
1	ETI	Control the timer/event counter interrupt (1=enabled; 0=disabled)
2	ETBI	Control the time base interrupt (1=enabled; 0=disabled)
3	_	Unused bit, read as "0"
4	TF	Timer/event counter interrupt request flag (1=active; 0=inactive)
5	TBF	Time base interrupt request flag (1=active; 0=inactive)
6		Unused bit, read as "0"
7		Unused bit, read as "0"

INTC (0BH) Register

The time base interrupt is initialized by setting the time base interrupt request flag (TBF; bit 5 of INTC), caused by a regular time base signal. When the interrupt is enabled, and the stack is not full and the TBF bit is set, a subroutine call to location 08H will occur. The related interrupt request flag (TBF) will be reset and the EMI bit cleared to disable further interrupts.

During the execution of an interrupt subroutine, other interrupt acknowledgments are held until the "RETI" instruction is executed or the EMI bit and the related interrupt control bit are set to 1 (if the stack is not full). To return from the interrupt subroutine, "RET" or "RETI" instruction may be invoked. RETI will set the EMI bit to enable an interrupt service, but RET does not.

Interrupts occurring in the interval between the rising edges of two consecutive T2 pulses, will be serviced on the latter of the two T2 pulses, if the corresponding interrupts are enabled. In the case of simultaneous requests the following table shows the priority that is applied. These can be masked by resetting the EMI bit.

No.	Interrupt Source	Priority	Vector
а	Timer/event counter interrupt	1	04H
b	Time base interrupt	2	08H

Oscillator Configuration

The HT47C10L provides one built-in RC oscillator which frequency (f_{OSC}) is 32kHz or 128kHz decided by mask option. However, the CPU system clock (f_{SYS}) is always 32kHz. The HALT mode may stop the oscillator decided by software option. User should select 128kHz mask option for EL driving mode.

Watchdog Timer - WDT

The clock source of the WDT (f_S) is f_{SYS} . The timer is designed to prevent a software malfunction or sequence jumping to an unknown location with unpredictable results. The Watchdog timer can be disabled by software option. If the Watchdog timer is disabled, all the executions related to the WDT result in no operation.


The "HALT" instruction is executed, WDT still counts if $f_{\mbox{OSC}}$ is on and can wake-up from HALT mode due to the WDT time-out.

The WDT overflow under normal operation will initialize "chip reset" and set the status bit TO. Whereas in the HALT mode, the overflow will initialize a "warm reset" only the Program Counter and SP are reset to zero. To clear the contents of WDT, three methods are adopted, external reset (a low level to RES), software instruction, or a "HALT" instruction. The software instruction is "CLR WDT". Any execution of the "CLR WDT" instruction will clear the WDT. The WDT may reset the chip because of the time-out.

The WDT time-out period ranges from $f_S/2^{15} {\sim} f_S/2^{16}.$ The "CLR WDT" instruction only clear the last two-stage of the WDT.

Multi-function Timer

The HT47C10L provides a multi-function timer for the WDT and time base but with different time-out periods. The multi-function timer consists of an 8-stage divider and a 7-bit prescaler, with the clock source coming from f_{SYS} . The multi-function timer also provides a fixed frequency signal ($f_S/8$) for the LCD driver circuits, and buzzer output.





Time Base – TB

The time base is used to supply a regular internal interrupt. Its time-out period ranges from $f_{\rm S}/2^8$ to $f_{\rm S}/2^{15}$ by software programming. Writing data to RT2, RT1 and RT0 (bits 2, 1, 0 of TBC;09H) yields various time-out periods. If a time base time-out occurs, the related interrupt request flag (TBF; bit 5 of INTC) is set. But if the interrupt is enabled, and the stack is not full, a subroutine call to location 08H occurs. When the "HALT" instruction is executed, the time base still works and can wake-up from HALT mode if $f_{\rm OSC}$ is on. If the TBF is set 1 before entering the HALT mode, the wake-up function will be disabled.

RT2	RT1	RT0	Time Base Divided Factor
0	0	0	2 ⁸
0	0	1	2 ⁹
0	1	0	2 ¹⁰
0	1	1	2 ¹¹
1	0	0	2 ¹²
1	0	1	2 ¹³
1	1	0	2 ¹⁴
1	1	1	2 ¹⁵

Power Down Operation – HALT

The HALT mode is initialized by the "HALT" instruction and results in the following.

- The $f_{\rm OSC}$ and $f_{\rm SYS}$ will still work or stop depend on STANDBY option (Option register bit 5), but T1 will turn off.
- The contents of the on-chip RAM and registers remain unchanged.
- The WDT will be cleared and recount again.
- All I/O ports maintain their original status.
- The PDF flag is set and the TO flag is cleared.
- LCD driver can be off or on depend on STANDBY option (Option register bit 5)
- The time base will stop or run depends on STANDBY option (Option register bit 5).

The port A wake-up and interrupt methods can be considered as a continuation of normal execution. Awakening from an I/O port stimulus, the program will resume execution of the next instruction. If awakening from an interrupt, two sequences may happen. If the related interrupt is disabled or the interrupt is enabled but the stack is full, the program will resume execution at the next instruction. If the interrupt is enabled and the stack is not full, a regular interrupt response takes place. If an interrupt request flag is set to "1" before entering the HALT mode the wake-up function of the related interrupt will be disabled.

If the wake-up results from an interrupt acknowledgment, the actual interrupt subroutine execution will be delayed by more than one cycle. However, if the wake-up results in the next instruction execution, the execution will be performed immediately.

To minimize power consumption, all the I/O pins should be carefully managed before entering the HALT mode.

Reset

There are three ways in which a reset may occur.

- RES reset during normal operation
- RES reset during HALT mode
- WDT time-out reset during normal operation

The WDT time-out during HALT mode is different from other chip reset conditions, since it can perform a warm reset that just resets the Program Counter and SP leaving the other circuits in their original state. Some registers remain unchanged during other reset conditions. Most registers are reset to the "initial condition" when the reset conditions are met. By examining the PDF and TO flags, the program can distinguish between different "chip resets".


то	PDF	RESET Conditions	
0	0	System power-up	
u	u	RES reset or LVR reset during normal operation	
0	1	$\overline{\text{RES}}$ reset or LVR reset wake-up from HALT mode	
1	u	WDT time-out during normal operation	
1	1	WDT wake-up from HALT mode	

Note: "u" means "unchanged"

The chip-reset status of the functional units are shown below.

Program Counter	000H
Interrupt	Disabled
Prescaler, Divider	Cleared
WDT, Time Base	Clear. After master reset, begin counting
Timer/event Counter	Off
Input/output Ports	Input mode
Stack Pointer	Points to the top of the stack





Register	Reset (Power On)	WDT time-out (Normal Operation)	RES reset (Normal Operation)	RES reset (HALT)	WDT time-out (HALT)
TMRAH	XXXX XXXX	XXXX XXXX	XXXX XXXX	XXXX XXXX	սսսս սսսս
TMRAL	XXXX XXXX	XXXX XXXX	XXXX XXXX	XXXX XXXX	սսսս սսսս
TMRC	-000 1	-000 1	-000 1	-000 1	-uuu u
TMRBH	XXXX XXXX	XXXX XXXX	XXXX XXXX	XXXX XXXX	սսսս սսսս
TMRBL	XXXX XXXX	XXXX XXXX	XXXX XXXX	XXXX XXXX	นนนน นนนน
ADCR	x 0000	x 0000	x 0000	x 0000	u uuuu
Program Counter	000H	000H	000H	000H	000H*
MP0	XXXX XXXX	นนนน นนนน	นนนน นนนน	นนนน นนนน	սսսս սսսս
MP1	XXXX XXXX	นนนน นนนน	นนนน นนนน	սսսս սսսս	սսսս սսսս
ACC	XXXX XXXX	սսսս սսսս	-นนนน นนนน	սսսս սսսս	սսսս սսսս
TBLP	XXXX XXXX	սսսս սսսս	սսս սսսս	սսսս սսսս	սսսս սսսս
TBLH	XXXX XXXX	սսսս սսսս	սսսս սսսս	սսսս սսսս	սսսս սսսս
STATUS	00 xxxx	1u uuuu	นน นนนน	01 uuuu	11 uuuu
INTC	00 -000	00 -000	00 -000	00 -000	uu -uuu
TBC	111	111	111	111	uuu
PA	1111 1111	1111 1111	1111 1111	1111 1111	սսսս սսսս
PAC	1111 1111	1111 1111	1111 1111	1111 1111	սսսս սսսս
OPT1	00 0010	00 0010	00 0010	00 0010	սսսս սսսս
OPT2	0000 0000	0000 0000	0000 0000	0000 0000	սսսս սսսս

The states of the registers are summarized in the following table:

Note: "*" refers to "warm reset"

"u" means "unchanged"

"x" means "unknown"



Timer/Event Counter

One 16-bit timer/event counter or RC type A/D converter is implemented in the HT47C10L. The ADC/TM bit (bit 1 of ADCR register) decides whether timer A and timer B are composed of one 16-bit timer/event counter or timer A and timer B are composed of RC type A/D converter.

The TMRAL, TMRAH, TMRBL, TMRBH composed of one 16-bit timer/event counter, when ADC/ $\overline{\text{TM}}$ bit is "0". The TMRBL and TMRBH are timer/event counter preload registers for lower-order byte and higher-order byte respectively.

The timer/event counter clock source comes from system clock (f_{SYS}) or external source (A/D clock from pad:RCIN). The external clock input allows the user to count external events, count external RC type A/D clock, measure time intervals or pulse widths, or generate an accurate time base.


There are six registers related to the timer/event counter operating mode. TMRAH ([20H]), TMRAL ([21H]), TMRC ([22H]), TMRBH ([23H]), TMRBL ([24H]) and ADCR ([25H]). Writing to TMRBL only writes the data into a low byte buffer, and writing to TMRBH will write the data and the contents of the low byte buffer into the time/event counter preload register (16-bit) simultaneously. The timer/event counter preload register is changed by writing to TMRBH operations and writing to TMRBL will keep the timer/event counter preload register unchanged.

Reading TMRAH will also latch the TMRAL into the low byte buffer to avoid the false timing problem. Reading TMRAL returns the contents of the low byte buffer. In other words, the low byte of the timer/event counter can not be read directly. It must read the TMRAH first to make the low byte contents of timer/event counter be latched into the buffer. The TMRC is the timer/event counter control register, which defines the timer/event counter options. The timer/event counter control register define the operating mode, counting enable or disable and active edge. Writing to timer B location puts the starting value in the timer/event counter preload register, while reading timer A yields the contents of the timer/event counter. Timer B is timer/event counter preload register.

The TM0 and TM1 bits define the operation mode. The event count mode is used to count external events, which means that the clock source (A/D clock) comes from an external (RCIN) pin. The timer mode functions as a normal timer with the clock source coming from the internal clock source (f_{SYS}). Finally, the pulse width measurement mode can be used to count the high or low level duration of the external signal (A/D clock from pad:RCIN). The counting is based on the system clock (f_{SYS}).

In the event count, A/D clock or internal timer mode, once the timer/event counter starts counting, it will count from the current contents in the timer/event counter (TMRAH and TMRAL) to FFFFH. Once overflow occurs, the counter is reloaded from the timer/event counter preload register (TMRBH and TMRBL) and generates the corresponding interrupt request flag (TF; bit 4 of INTC) at the same time.

In the pulse width measurement mode with the TON and TE bits equal to one, once the RCIN has received a transient from low to high (or high to low if the TE bit is 0) it will start counting until the A/D Clock returns to the original level and resets the TON. The measured result will remain in the timer/event counter even if the activated transient occurs again. In other words, only one cycle measurement can be done. Until setting the TON,



Timer/Event Counter



the cycle measurement will function again as long as it receives further transient pulse. Note that in this operation mode, the timer/event counter starts counting not according to the logic level but according to the transient edges. In the case of counter overflow, the counter is reloaded from the timer/event counter preload register and issues interrupt request just like the other two modes.

To enable the counting operation, the timer on bit (TON; bit 4 of TMRC) should be set to 1. In the pulse width measurement mode, the TON will automatically be cleared after the measurement cycle is completed. But in the other two modes, the TON can only be reset by instructions.

In the case of timer/event counter Off condition, writing

data to the timer/event counter preload register also reloads that data to the timer/event counter. But if the timer/event counter turns On, data written to the timer/event counter preload register is kept only in the timer/event counter preload register. The timer/event counter will still operate until overflow occurs.

When the timer/event counter (reading TMRAH) is read, the clock will be blocked to avoid errors. As this may results in a counting error, this must be taken into consideration.

It is strongly recommended to load first the desired value into TMRBL, TMRBH, TMRAL, and TMRAH registers then turn on the related timer/event counter for proper operation. Because the initial value of TMRBL, TMRBH, TMRAL and TMRAH are unknown.

Bit No.	Label	Function	
0~2		Unused bit, read as "0"	
3	TE	To define the TMR active edge of timer/event counter (0= active on low to high; 1= active on high to low)	
4	TON	To enable/disable timer counting (0= disabled; 1= enabled)	
5 6	TM0 TM1	To define the operating mode (TM1, TM0) 10= Timer mode (Internal clock: f _{SYS}) 01= Event counter mode (External clock: A/D clock from pad RCIN) 11= Pulse width measurement mode (RCIN, f _{SYS}) 00= Unused	
7		Unused bit, read as "0"	

TMRC (22H) Register

Example for Timer/event counter mode (disable interrupt):

clr tmrc	
clr adcr.1	; set timer mode
clr intc.4	; clear timer/event counter interrupt request flag
mov a, low (65536-1000)	; give timer initial value
mov tmrbl, a	; count 1000 time and then overflow
mov a, high (65536-1000)	
mov tmrbh, a	
mov a, 01010000b	; timer clock source= $f_{\mbox{\scriptsize SYS}}$ and timer on
mov tmrc, a	
p10:	
clr wdt	
snz intc.4	; polling timer/event counter interrupt request flag
jmp p10	
clr intc.4	; clear timer/event counter interrupt request flag
	; program continue



RC Type A/D Converter

RC type A/D converter is implemented in the HT47C10L. The A/D converter contains two 16-bit programmable count-up counters and the timer A clock source comes from the system clock (f_{SYS} =32kHz). The timer B clock source comes from the external RC oscillator. The TMRAL, TMRAH, TMRBL, TMRBH are composed of the A/D converter when ADC/TM bit (bit 1 of ADCR register) is "1".

The A/D converter timer B clock source may come from RREF~RCIN oscillation, RSEN~RCIN oscillation or RCIN external clock input. The timer A clock source is the system clock by setting (TM1, TM0=1, 0).

There are six registers related to the A/D converter, i.e., TMRAH, TMRAL, TMRC, TMRBH, TMRBL and ADCR. The internal timer clock is input to TMRAH and TMRAL, the A/D clock is input to TMRBH and TMRBL. The OVB/OVA bit (bit 0 of ADCR register) decides whether timer A overflows or timer B overflows, then the TF bit is set and timer interrupt occurs. When the A/D converter mode timer A or timer B overflows, the TON bit is reset and stop counting. Writing TMRAH/TMRBH makes the starting value be placed in the timer A/timer B and reading TMRAH/TMRBH gets the contents of the timer A/timer B. Writing TMRAL/TMRBL only writes the data into a low byte buffer, and writing TMRAH/TMRBH will write the data and the contents of the low byte buffer into the timer A/timer B (16-bit) simultaneously. The timer A/timer B is changed by writing TMRAH/TMRBH operations and writing TMRAL/TMRBL will keep timer A/timer B unchanged.


Reading TMRAH/TMRBH will also latch the TMRAL/TMRBL into the low byte buffer to avoid the false timing problem. Reading TMRAL/TMRBL returns the contents of the low byte buffer. In other word, the low byte of timer A/timer B can not be read directly. It must read the TMRAH/TMRBH first to make the low byte contents of timer A/timer B be latched into the buffer.

The bit2 of ADCR decides which resistor and capacitor compose an oscillation circuit and input to TMRBH and TMRBL.

The TM0 and TM1 bits of TMRC define the clock source of timer A. It is suggested that the clock source of timer A use the system clock.

The TON bit (bit 4 of TMRC) is set "1" the timer A and timer B will start counting until timer A or timer B overflows, the timer/event counter generates the interrupt request flag (TF; bit 4 of INTC) and the timer A and timer B stop counting and reset the TON bit to "0" at the same time.

If the TON bit is "1", the TMRAH, TMRAL, TMRBH and TMRBL cannot be read or written to. Only when the timer/event counter is off and when the instruction "MOV" is used could those four registers be read or written to.



RC Type A/D Converter



Bit No.	Label	Function
0	OVB/OVA	In the RC type A/D converter mode, this bit is used to define the timer/event counter inter- rupt which comes from timer A overflow or timer B overflow. (0= timer A overflow; 1= timer B overflow) In the timer/event counter mode, this bit is void.
1	ADC/TM	To define 16-bit timer/event counter or RC type A/D converter is enable. (0= timer/event counter enable; 1= A/D converter is enable)
2	MODE	To define the A/D converter operating mode 0= RREF~CREF oscillation (reference resistor and reference capacitor) 1= RSEN~CREF oscillation (resistor sensor and reference capacitor)
3	BON	Low voltage detector disable/enable (0=disable; 1=enable)
4	BLF	Low voltage flag (0=battery power good; 1=battery low)
5~7		Unused bit, read as "0"

ADCR (25H) Register

Example for RC type AD converter mo	de (Timer A overflow):
clr tmrc	
clr adcr.1	; set timer mode
clr intc.4	; clear timers/event counter interrupt request flag
mov a, low (65536-1000)	; give timer A initial value
mov tmrbl, a	; count 1000 time and then overflow
mov a, high (65536-1000)	
mov tmrbh, a	
mov a, 00000010b	; RREF~CREF; set RC type ADC mode; set Timer A overflow
mov adcr, a	
mov a, 00h	; give timer B initial value
mov tmrbl, a	
mov a, 00h	
mov tmrbh, a	
mov a, 01010000b	; timer A clock source= $f_{\mbox{\scriptsize SYS}}$ and timer on
mov tmrc, a	
p10:	
clr wdt	
snz intc.4	; polling timer/event counter interrupt request flag
jmp p10	
clr intc.4	; clear timer/event counter interrupt request flag
	; program continue



Example for RC type AD converter mode (Timer B overflow):				
clr tmrc				
clr adcr.1	; set timer mode			
clr intc.4	; clear timer/event counter interrupt request flag			
mov a, 00h	; give timer A initial value			
mov tmrbl, a				
mov a, 00h				
mov tmrbh, a				
mov a, 00000011b	; RREF~CREF; set RC type ADC mode; set Timer B overflow			
mov adcr,a				
mov a, low (65536-1000)	; give timer B initial value			
mov tmrbl, a	; count 1000 time and then overflow			
mov a, high (65536-1000)				
mov tmrbh, a				
mov a, 00110000b	; timer A clock source=f _{SYS} and timer on			
mov tmrc, a				
p10:				
clr wdt				
snz intc.4	; polling timer/event counter interrupt request flag			
jmp p10				
clr intc.4	; clear timer/event counter interrupt request flag			
	; program continue			

Input/Output Ports

There is 8-bit bidirectional input/output port in the microcontroller, labeled PA which is mapped to the data memory of [12H]. All of these I/O lines can be used as input and output operations. For the input operation, these lines are non-latching, that is, the inputs must be ready at the T2 rising edge of instruction "MOV A, [m]" (m=12H). For output operation, all the data is latched and remain unchanged until the output latch is rewritten.

Each I/O line has its own control register (PAC) to control the input/output configuration. With this control register, CMOS output or Schmitt trigger input with pull-high resistor structures can be reconfigured dynamically (i.e., on-the fly) under software control. To function as an input, the corresponding latch of the control register has to be set as "1". The pull-high resistor will be exhibited automatically. The input sources also depend on the control register. If the control register bit is "1", the input will read the pad state ("mov" and readmodify-write instructions). If the control register bit is "0", the contents of the latches will move to internal data bus ("mov" and read-modify-write instructions). The input paths (pad state or latches) of read-modify-write instructions are dependent on the control register bits. For output function, CMOS is the only configuration. This control register is mapped to locations 13H.

After chip reset, these input/output lines stay at high levels (pull-high). Each bit of these input/output latches can be set or cleared by "SET [m].i" (m=12H) instructions. Some instructions first input data and then follow the output operations. For example, "SET [m].i", "CPLA [m]", read the entire port states into the CPU, execute the de-

fined operations (bit-operation), and then write the results back to the latches or to the accumulator.

Each bit of the port A has the capability of waking-up the device.

The PA0 and PA1 are pin-shared with BZ and \overline{BZ} , respectively. If the BZ mode is selected, the output signal in output mode of PA0 (or PA1) will be BZ (or \overline{BZ}) signal. The input mode always remains its original functions. The 4kHz buzzer output signals (in output mode) are controlled by the PA0 and PA1 data registers. The truth table of PA0/BZ and PA1/ \overline{BZ} are listed below.


PA1 Data Register	PA0 Data Register	PA1, PA0 Pad Function
0 (CLR PA.1)	0 (CLR PA.0)	PA0=BZ, PA1=BZ
1 (SET PA.1)	0 (CLR PA.0)	PA0=BZ, PA1=0
Х	1 (SET PA.0)	PA0=0, PA1=0

OPTION Register: BZ Mode Enable

The PA2 and PA3 are pin-shared with EL1 and EL2 signals, respectively. If the EL mode is selected, the output signal in output mode of PA2 (or PA3) will be the EL1 (or EL2) signal. The input mode always remains its original functions. The EL output signals (in output mode) are controlled by the PA2 data register only. The truth table of PA2/EL1 and PA3/EL2 are listed below.


PA3 Data Register	PA2 Data Register	PA3, PA2 Pad Function
0 or 1	0 (CLR PA.2)	PA2=EL1, PA3=EL2
0 or 1	1 (SET PA.2)	PA2=0, PA3=1

OPTION Register: EL Mode Enable



Note: BZ mode and EL mode functions are not shown in this diagram








LCD Display Memory

The HT47C10L provides an area of embedded data memory for LCD display. The LCD display memory is designed into 9×4 bits. This area is located from 40H to 48H of the RAM at Bank 1. Bank pointer (BP; located at 04H of the data memory) is the switch between the general data memory and the LCD display memory. When the BP is set "1" any data written into 40H~48H will effect the LCD display (indirect addressing mode using MP1). When the BP is cleared "0", any data written into

40H~48H has to access the general-purpose data memory. The LCD display memory can be read and written only by indirect addressing mode using MP1. When data is written into the display data area, it is automatically read by the LCD driver which then generates the corresponding LCD driving signals. To turn the display On or Off, a "1" or a "0" is written to the corresponding bit of the display memory, respectively.

The figure illustrates the mapping between the display memory and LCD pattern for the HT47C10L.






LCD Driver Output

The output number of the HT47C10L LCD driver is 9×4 (1/4 duty). The bias type LCD driver is "C" type (1/2 bias). A capacitor has to be connected between C1 and C2.

LCD driver on/off at HALT depends on STANDBY option (Option register bit 5)

Low Voltage Detect – LVD


The HT47C10L provides a low voltage detector for battery system application. If the LVD is on and the battery voltage is lower than the specified value, the low voltage flag (BLF; bit 4 of ADCR register) is set. The specified value may be set as $1.3V\pm0.05V$ by changing suitable external R_{LVD} for a same lot. The low voltage detector circuit can be turn On or Off by writing a "1" or a "0" to BON (bit 3 of ADCR register). The BLF is invalid when the BON is cleared as "0".



Note: "VCC" is $\cong 2V_{DD}$ at normal operation mode. "VCC*" is $\cong V_{DD}$ -0.2V with LCD off or reset.

Rev. 1.90

Set BON=0 after checking the voltage to prevent from DC current consumption of LVD.





Option Register

The following shows many kinds of mask options in the HT47C10L. All these options should be defined in order to ensure proper system functioning.


Bit No.	Label	Function	Reset State
0	WDTEN	WDT enable or disable selection (0: enable; 1: disable)	0
1 2	BZFREQ0, BZFREQ1	Buzzer output frequency selection BZFREQ1~BZFREQ0 00: $f_{SYS}/2^2$ 01: $f_{SYS}/2^3$ 10: $f_{SYS}/2^4$ 11: $f_{SYS}/2^5$	01
3	BZMODE	To define the PA0 and PA1 output function 0=Normal output 1=Buzzer output. PA0 is BZ output, PA1 is BZ output.	0
4	ELMODE	To define the PA2 and PA3 output function 0=Normal output 1=EL output. PA2 is EL1 output, PA3 is EL2 output.	0
5	STANDBY	Oscillator/LCD are on or off when CPU HALT 0=Oscillator/LCD is off at HALT 1=Oscillator/LCD is on at HALT	0
6~7	_	Unused bit, read as "0"	00

OPT1 (26H) Register

Bit No.	Label	Function	Reset State
0~7	PH	PA0~PA7 pull-high option in input mode (0: enable; 1: disable)	00H

OPT2 (27H) Register

Application Circuits





Instruction Set Summary

Mnemonic	Description	Instruction Cycle	Flag Affected
Arithmetic			
ADD A,[m] ADDM A,[m] ADD A,x ADC A,[m] ADCM A,[m] SUB A,x SUB A,[m] SUBM A,[m] SBC A,[m] SBCM A,[m] DAA [m]	Add data memory to ACC Add ACC to data memory Add immediate data to ACC Add data memory to ACC with carry Add ACC to data memory with carry Subtract immediate data from ACC Subtract data memory from ACC Subtract data memory from ACC with result in data memory Subtract data memory from ACC with carry Subtract data memory from ACC with carry Subtract data memory from ACC with carry Decimal adjust ACC for addition with result in data memory	$ \begin{array}{c} 1\\ 1^{(1)}\\ 1\\ 1^{(1)}\\ 1\\ 1^{(1)}\\ 1\\ 1^{(1)}\\ 1^{(1)}\\ 1^{(1)} \end{array} $	Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV C
Logic Operati	on		
AND A,[m] OR A,[m] XOR A,[m] ANDM A,[m] ORM A,[m] XORM A,[m] AND A,x OR A,x XOR A,x CPL [m] CPLA [m]	AND data memory to ACC OR data memory to ACC Exclusive-OR data memory to ACC AND ACC to data memory OR ACC to data memory Exclusive-OR ACC to data memory AND immediate data to ACC OR immediate data to ACC Exclusive-OR immediate data to ACC Complement data memory Complement data memory with result in ACC	1 1 1 ⁽¹⁾ 1 ⁽¹⁾ 1 1 1 1 1 1	Z Z Z Z Z Z Z Z Z Z Z
Increment & D			
INCA [m] INC [m] DECA [m] DEC [m]	Increment data memory with result in ACC Increment data memory Decrement data memory with result in ACC Decrement data memory	1 1 ⁽¹⁾ 1 1 ⁽¹⁾	Z Z Z Z
Rotate	·		
RRA [m] RR [m] RRCA [m] RRC [m] RLA [m] RLCA [m] RLCC [m]	Rotate data memory right with result in ACC Rotate data memory right Rotate data memory right through carry with result in ACC Rotate data memory right through carry Rotate data memory left with result in ACC Rotate data memory left Rotate data memory left Rotate data memory left through carry with result in ACC Rotate data memory left through carry	$ \begin{array}{c} 1\\ 1^{(1)}\\ 1\\ 1^{(1)}\\ 1\\ 1^{(1)}\\ 1\\ 1^{(1)}\\ 1 \end{array} $	None None C C None C C
Data Move			
MOV A,[m] MOV [m],A MOV A,x	Move data memory to ACC Move ACC to data memory Move immediate data to ACC	1 1 ⁽¹⁾ 1	None None None
Bit Operation		. (1)	
CLR [m].i SET [m].i	Clear bit of data memory Set bit of data memory	1 ⁽¹⁾ 1 ⁽¹⁾	None None



Mnemonic	Description	Instruction Cycle	Flag Affected
Branch			
JMP addr	Jump unconditionally	2	None
SZ [m]	Skip if data memory is zero	1 ⁽²⁾	None
SZA [m]	Skip if data memory is zero with data movement to ACC	1 ⁽²⁾	None
SZ [m].i	Skip if bit i of data memory is zero	1 ⁽²⁾	None
SNZ [m].i	Skip if bit i of data memory is not zero	1 ⁽²⁾	None
SIZ [m]	Skip if increment data memory is zero	1 ⁽³⁾	None
SDZ [m]	Skip if decrement data memory is zero	1 ⁽³⁾	None
SIZA [m]	Skip if increment data memory is zero with result in ACC	1 ⁽²⁾	None
SDZA [m]	Skip if decrement data memory is zero with result in ACC	1 ⁽²⁾	None
CALL addr	Subroutine call	2	None
RET	Return from subroutine	2	None
RET A,x	Return from subroutine and load immediate data to ACC	2	None
RETI	Return from interrupt	2	None
Table Read			
TABRDC [m]	Read ROM code (current page) to data memory and TBLH	2 ⁽¹⁾	None
TABRDL [m]	Read ROM code (last page) to data memory and TBLH	2 ⁽¹⁾	None
Miscellaneous	5		
NOP	No operation	1	None
CLR [m]	Clear data memory	1 ⁽¹⁾	None
SET [m]	Set data memory	1 ⁽¹⁾	None
CLR WDT	Clear Watchdog Timer	1	TO,PDF
CLR WDT1	Pre-clear Watchdog Timer	1	TO ⁽⁴⁾ ,PDF ⁽⁴⁾
CLR WDT2	Pre-clear Watchdog Timer	1	TO ⁽⁴⁾ ,PDF ⁽⁴⁾
SWAP [m]	Swap nibbles of data memory	1 ⁽¹⁾	None
SWAPA [m]	Swap nibbles of data memory with result in ACC	1	None
HALT	Enter power down mode	1	TO,PDF

Note: x: Immediate data

m: Data memory address

A: Accumulator

i: 0~7 number of bits

addr: Program memory address

 ${\bf \sqrt{:}}$ Flag is affected

-: Flag is not affected

⁽¹⁾: If a loading to the PCL register occurs, the execution cycle of instructions will be delayed for one more cycle (four system clocks).

⁽²⁾: If a skipping to the next instruction occurs, the execution cycle of instructions will be delayed for one more cycle (four system clocks). Otherwise the original instruction cycle is unchanged.

(3): (1) and (2)

⁽⁴⁾: The flags may be affected by the execution status. If the Watchdog Timer is cleared by executing the "CLR WDT1" or "CLR WDT2" instruction, the TO and PDF are cleared. Otherwise the TO and PDF flags remain unchanged.



Instruction Definition

ADC A,[m]	Add data		nu cany it	the accu	mulator					
Description	The contents of the specified data memory, accumulator and the carry flag are added si- multaneously, leaving the result in the accumulator.									
Operation	$ACC \leftarrow ACC+[m]+C$									
Affected flag(s)										
	то	PDF	OV	Z	AC	С				
		_	\checkmark	\checkmark	\checkmark	\checkmark				
ADCM A,[m]	Add the a	accumulato	r and carr	y to data n	nemory					
Description		ents of the usly, leavir					d the carry flag are addec ry.			
Operation	[m] ← AC	C+[m]+C								
Affected flag(s)										
	ТО	PDF	OV	Z	AC	С]			
		_			\checkmark	\checkmark				
					1					
ADD A,[m]		memory to								
Description		ents of the the accum		data mem	ory and the	e accumu	lator are added. The resu			
Operation	$ACC \leftarrow A$	ACC+[m]								
Affected flag(s)										
0()	ТО	PDF	OV	Z	AC	С]			
	_	_			\checkmark	\checkmark	-			
		ediate data								
		ents of the			specified	data are a	dded, leaving the result in			
Description	The conte accumula	ents of the a ator.			specified	data are a	dded, leaving the result in			
Description Operation	The conte	ents of the a ator.			specified (data are a	dded, leaving the result in			
Description Operation	The conte accumula	ents of the a ator.			specified of	data are a	dded, leaving the result in			
Description Operation	The contract $ACC \leftarrow A$	ents of the a ator. ACC+x	accumulat	or and the			dded, leaving the result in			
Description Operation Affected flag(s)	The contract $ACC \leftarrow A$	ACC+x	ov N	or and the Z √	AC √	С	dded, leaving the result in			
Description Operation Affected flag(s) ADDM A,[m]	The content accumula $ACC \leftarrow A$ TO $-$ Add the a	ents of the a ator. ACC+x PDF 	OV √ r to the da	or and the Z √ ta memor	AC √ y	C √				
Description Operation Affected flag(s) ADDM A,[m]	The conte accumula ACC ← A TO Add the a The conte	ents of the a ator. ACC+x PDF 	OV √ r to the da	or and the Z √ ta memor	AC √ y	C √	dded, leaving the result in			
Description Operation Affected flag(s) ADDM A,[m] Description	The conte accumula ACC ← A TO Add the a The conte	PDF ACC+x PDF accumulato ents of the the data m	OV √ r to the da	or and the Z √ ta memor	AC √ y	C √				
Description Operation Affected flag(s) ADDM A,[m] Description Operation	The contract of the contract	PDF ACC+x PDF accumulato ents of the the data m	OV √ r to the da	or and the Z √ ta memor	AC √ y	C √				
ADD A,x Description Operation Affected flag(s) ADDM A,[m] Description Operation Affected flag(s)	The contract of the contract	PDF ACC+x PDF accumulato ents of the the data m	OV √ r to the da	or and the Z √ ta memor	AC √ y	C √				



Description Data in the accumulator and the specified data memory performeration. The result is stored in the accumulator. Operation ACC \leftarrow ACC "AND" [m] Affected flag(s) \overline{TO} PDF OV Z AC C AND A,x Logical AND immediate data to the accumulator Description Data in the accumulator and the specified data perform a bite The result is stored in the accumulator. Operation ACC \leftarrow ACC "AND" x Affected flag(s) \overline{TO} PDF OV Z AC C $ -$ AND A,x Logical AND data memory with the accumulator. Operation ACC \leftarrow ACC "AND" x Affected flag(s) \overline{TO} PDF OV Z AC C $ -$ Description Data in the specified data memory and the accumulator performeration. The result is stored in the data memory. Operation [m] \leftarrow ACC "AND" [m] Affected flag(s) \overline{TO} PDF OV Z AC C $ -$ Operation [m] \leftarrow ACC "AND" [m] Affected flag(s) \overline{TO} PDF OV Z AC C $ -$ Description The instruction unconditionally calls a subroutine located at program counter increments once to obtain the address of the this onto the stack. The indicated address	AND A,[m]	Logical Al	ND accum	ulator with	data mer	nory			
Affected flag(s) TO PDF OV Z AC C									
TOPDFOVZACC $ -$ AND A,xLogical AND immediate data to the accumulatorDescriptionData in the accumulator and the specified data perform a bit The result is stored in the accumulator.OperationACC \leftarrow ACC "AND" xAffected flag(s)TOPDFOVZACC $ -$ ANDM A,[m]Logical AND data memory with the accumulatorData in the specified data memory and the accumulator perforeration. The result is stored in the data memory.Operation[m] \leftarrow ACC "AND" [m]Affected flag(s)TOPDFOVZACC $ -$ CALL addrSubroutine callSubroutine callDescriptionThe instruction unconditionally calls a subroutine located at program counter increments once to obtain the address of the this onto the stack. The indicated address is then loaded. POperationStack \leftarrow Program Counter+1 Program Counter \leftarrow addrAffected flag(s)TOPDFOVZACC $ -$ CLR [m]Clear data memoryClear data memoryand clear data memory are cleared to 0.OperationThe contents of the specified data memory are cleared to 0.OperationImage: Cleared the specified data memory are cleared to 0.OperationToPDFOVZACCCLR [m]Clear dat	Operation	ACC ← ACC "AND" [m]							
AND A,x Logical AND immediate data to the accumulator Description Data in the accumulator and the specified data perform a bit The result is stored in the accumulator. Operation ACC \leftarrow ACC "AND" x Affected flag(s) TO PDF OV Z AC C ANDM A,[m] Logical AND data memory with the accumulator Description Data in the specified data memory and the accumulator performeration. The result is stored in the data memory. Operation [m] \leftarrow ACC "AND" [m] Affected flag(s) TO PDF OV Z AC C Operation [m] \leftarrow ACC "AND" [m] Affected flag(s) TO PDF OV Z AC C CALL addr Subroutine call TO PDF OV Z AC C Description The instruction unconditionally calls a subroutine located at a program counter increments once to obtain the address of the this onto the stack. The indicated address is then loaded. F with the instruction at this address. Operation Stack \leftarrow Program Counter+1 Program Counter+1 Program Counter \leftarrow addr Affected flag(s) TO PDF OV Z AC C C	Affected flag(s)								
AND A,x Logical AND immediate data to the accumulator Description Data in the accumulator and the specified data perform a bit The result is stored in the accumulator. Operation ACC \leftarrow ACC "AND" x Affected flag(s) TO PDF OV Z AC C ANDM A,[m] Logical AND data memory with the accumulator Description Data in the specified data memory and the accumulator perforeration. The result is stored in the data memory. Operation [m] \leftarrow ACC "AND" [m] Affected flag(s) TO PDF OV Z AC C Operation [m] \leftarrow ACC "AND" [m] Affected flag(s) TO PDF OV Z AC C Operation [m] \leftarrow ACC "AND" [m] Affected flag(s) TO PDF OV Z AC C CALL addr Subroutine call Description The instruction unconditionally calls a subroutine located at program counter increments once to obtain the address of the this onto the stack. The indicated address is then loaded. F with the instruction at this address. Operation Stack \leftarrow Program Counter+1 Program Counter+1 Program Counter \leftarrow addr Affected flag(s) TO PDF		ТО	PDF	OV	Z	AC	С		
Description Data in the accumulator and the specified data perform a bit The result is stored in the accumulator. Operation ACC \leftarrow ACC "AND" x Affected flag(s) TO PDF OV Z AC C AMDM A,[m] Logical AND data memory with the accumulator Description Data in the specified data memory and the accumulator performant in the specified data memory. Operation [m] \leftarrow ACC "AND" [m] Affected flag(s) TO PDF OV Z AC C Operation [m] \leftarrow ACC "AND" [m] Affected flag(s) TO PDF OV Z AC C CALL addr Subroutine call Subroutine call The instruction unconditionally calls a subroutine located at program counter increments once to obtain the address of the this onto the stack. The indicated address is then loaded. F with the instruction at this address. Operation Stack \leftarrow Program Counter+1 Program Counter+1 Program Counter \leftarrow addr Affected flag(s) TO PDF OV Z AC C Operation Stack \leftarrow Program Counter+1 Program Counter \leftarrow addr Affected flag(s) TO PDF OV Z AC </td <td></td> <td></td> <td>_</td> <td></td> <td>\checkmark</td> <td></td> <td></td>			_		\checkmark				
The result is stored in the accumulator. Operation ACC \leftarrow ACC "AND" x Affected flag(s) TO PDF OV Z AC C Affected flag(s) TO PDF OV Z AC C ANDM A,[m] Logical AND data memory with the accumulator Description Data in the specified data memory and the accumulator performation. The result is stored in the data memory. Operation [m] \leftarrow ACC "AND" [m] Affected flag(s) TO PDF OV Z AC C CALL addr Subroutine call To PDF OV Z AC C Description The instruction unconditionally calls a subroutine located at program counter increments once to obtain the address of the this onto the stack. The indicated address is then located. F With the instruction at this address. Operation Stack \leftarrow Program Counter+1 Program Counter+1 Program Counter \leftarrow addr Affected flag(s) TO PDF OV Z AC C CLR [m] Clear data memory Clear data memory are cleared to 0. Operation The contents of the specified data memory are cleared to 0. Operation [m] \leftarrow 00H	AND A,x	Logical Al	ND immed	liate data te	o the accu	umulator			
Affected flag(s) TO PDF OV Z AC C $ -$ ANDM A,[m] Logical AND data memory with the accumulator Description Data in the specified data memory and the accumulator performeration. The result is stored in the data memory. Operation [m] \leftarrow ACC "AND" [m] Affected flag(s) TO PDF OV Z AC C CALL addr Subroutine call Over a list stored in the address of the this onto the stack. The indicated address is then loaded. Find the instruction unconditionally calls a subroutine located at program counter increments once to obtain the address of the this onto the stack. The indicated address is then loaded. Find the instruction at this address. Operation Stack \leftarrow Program Counter+1 Program Counter \leftarrow addr Affected flag(s) TO PDF OV Z AC C CLR [m] Clear data memory Clear data memory Clear data memory are cleared to 0. Operation Image: Clear data memory are cleared to 0. Operation [m] \leftarrow 00H Affected flag(s) Clear data memory AC C	Description				•	ed data per	rform a bi		
TOPDFOVZACCANDM A,[m]Logical AND data memory with the accumulatorDescriptionData in the specified data memory and the accumulator perforeration. The result is stored in the data memory.Operation[m] \leftarrow ACC "AND" [m]Affected flag(s)TOPDFOVZACCCALL addrSubroutine callSubroutine callDescriptionThe instruction unconditionally calls a subroutine located a program counter increments once to obtain the address of the this onto the stack. The indicated address is then loaded. FOperationStack \leftarrow Program Counter+1 Program Counter \leftarrow addrAffected flag(s)TOPDFOVZACCCLR [m]Clear data memory The contents of the specified data memory are cleared to 0.OperationAffected flag(s)Image: Clear data memory The contents of the specified data memory are cleared to 0.	Operation	$ACC \leftarrow A$	CC "AND"	″ X					
ANDM A,[m] Logical AND data memory with the accumulator Description Data in the specified data memory and the accumulator performance of the stored in the data memory. Operation [m] \leftarrow ACC "AND" [m] Affected flag(s) \overline{TO} PDF OV Z AC C CALL addr Subroutine call \overline{V}	Affected flag(s)								
ANDM A,[m] Logical AND data memory with the accumulator Description Data in the specified data memory and the accumulator performeration. The result is stored in the data memory. Operation [m] \leftarrow ACC "AND" [m] Affected flag(s) \overline{TO} PDF OV Z AC C CALL addr Subroutine call \overline{V} <		ТО	PDF	OV	Z	AC	С		
DescriptionData in the specified data memory and the accumulator performeration. The result is stored in the data memory.Operation $[m] \leftarrow ACC$ "AND" $[m]$ Affected flag(s) $\boxed{TO PDF OV Z AC C}{ - - - - - - - - - - - $			_		\checkmark	_			
operation(m) \leftarrow ACC "AND" [m]Affected flag(s) \overline{TO} PDFOVZACC $ -$ CALL addrSubroutine callSubroutine callThe instruction unconditionally calls a subroutine located at program counter increments once to obtain the address of the this onto the stack. The indicated address is then loaded. P with the instruction at this address.OperationStack \leftarrow Program Counter+1 Program Counter \leftarrow addrAffected flag(s) \overline{TO} PDFOVZACC $ -$ CLR [m]Clear data memory The contents of the specified data memory are cleared to 0. OperationClear data memory The contents of the specified data memory are cleared to 0. OperationAffected flag(s) $\overline{(m)} \leftarrow 00H$ $\overline{(m)} \leftarrow 00H$	ANDM A,[m]	Logical Al	ND data m	emory with	n the accu	imulator			
Operation $[m] \leftarrow ACC "AND" [m]$ Affected flag(s) TO PDF OV Z AC C $ $ $ -$ CALL addr Subroutine call Subroutine call The instruction unconditionally calls a subroutine located at program counter increments once to obtain the address of the this onto the stack. The indicated address is then loaded. F with the instruction at this address. Operation Stack \leftarrow Program Counter+1 Program Counter+1 Program Counter \leftarrow addr Affected flag(s) TO PDF OV Z AC C $ -$ CLR [m] Clear data memory The contents of the specified data memory are cleared to 0. Operation Operation [m] \leftarrow 00H Affected flag(s) $ -$	Description	Data in the	e specified	l data mem	ory and th	ne accumul	lator perfo		
Affected flag(s) TO PDF OV Z AC C $ -$ CALL addr Subroutine call Subroutine call The instruction unconditionally calls a subroutine located a program counter increments once to obtain the address of the this onto the stack. The indicated address is then loaded. F with the instruction at this address. Operation Stack \leftarrow Program Counter+1 Program Counter+1 Program Counter \leftarrow addr Affected flag(s) TO PDF OV Z AC C $ -$ CLR [m] Clear data memory The contents of the specified data memory are cleared to 0. Operation Operation [m] \leftarrow 00H Affected flag(s) $ -$		eration. T	ne result is	s stored in	the data i	memory.			
TOPDFOVZACCCALL addrSubroutine callDescriptionThe instruction unconditionally calls a subroutine located a program counter increments once to obtain the address of the this onto the stack. The indicated address is then loaded. F with the instruction at this address.OperationStack \leftarrow Program Counter+1 Program Counter \leftarrow addrAffected flag(s)TOPDFOVZACCCLR [m]Clear data memory The contents of the specified data memory are cleared to 0. OperationClear data memory Image: Counter flag(s)Clear data memory Image: Clear data memory The contents of the specified data memory are cleared to 0.Operation[m] \leftarrow 00H Affected flag(s)	Operation	$[m] \leftarrow AC$	C "AND" [[m]					
CALL addr Subroutine call Description The instruction unconditionally calls a subroutine located at program counter increments once to obtain the address of the this onto the stack. The indicated address is then loaded. F with the instruction at this address. Operation Stack \leftarrow Program Counter+1 Program Counter \leftarrow addr Affected flag(s) \overline{TO} PDF OV Z AC C $ -$ CLR [m] Clear data memory Clear data memory The contents of the specified data memory are cleared to 0. Operation [m] \leftarrow 00H Affected flag(s) $ -$	Affected flag(s)								
CALL addr Subroutine call Description The instruction unconditionally calls a subroutine located all program counter increments once to obtain the address of the this onto the stack. The indicated address is then loaded. F with the instruction at this address. Operation Stack \leftarrow Program Counter+1 Program Counter \leftarrow addr Affected flag(s) TO PDF OV Z AC C $ -$ CLR [m] Clear data memory Clear data memory are cleared to 0. Operation [m] \leftarrow 00H Affected flag(s) Affected flag(s) The contents of the specified data memory are cleared to 0.		ТО	PDF	OV	Z	AC	С		
Description The instruction unconditionally calls a subroutine located at program counter increments once to obtain the address of the this onto the stack. The indicated address is then loaded. Final with the instruction at this address. Operation Stack \leftarrow Program Counter+1 Program Counter \leftarrow addr Affected flag(s) TO PDF OV Z AC C CLR [m] Clear data memory Description The contents of the specified data memory are cleared to 0. Operation [m] \leftarrow 00H Affected flag(s) The contents of the specified data memory are cleared to 0.			_	—		_			
program counter increments once to obtain the address of the this onto the stack. The indicated address is then loaded. F with the instruction at this address. Operation Stack \leftarrow Program Counter+1 Program Counter \leftarrow addr Affected flag(s) TO PDF OV Z AC C $ -$ CLR [m] Clear data memory Clear data memory The contents of the specified data memory are cleared to 0. Operation [m] \leftarrow 00H Affected flag(s) $ -$	CALL addr	Subroutin	e call						
Affected flag(s) TO PDF OV Z AC C - - - - - - - CLR [m] Clear data memory Clear data memory The contents of the specified data memory are cleared to 0. Operation [m] \leftarrow 00H Affected flag(s) - -	Description	program c this onto t	ounter inc he stack.	rements or The indica	nce to obta ited addre	ain the add	ress of the		
$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	Operation		0						
	Affected flag(s)								
Description The contents of the specified data memory are cleared to 0. Operation [m] ← 00H Affected flag(s)		ТО	PDF	OV	Z	AC	С		
Description The contents of the specified data memory are cleared to 0. Operation [m] ← 00H Affected flag(s)		_				—			
Operation [m] ← 00H Affected flag(s)	CLR [m]	Clear data	a memory						
Affected flag(s)	Description	The conte	nts of the	specified of	lata mem	ory are cle	ared to 0.		
	Operation	[m] ← 00ŀ	ł						
TO PDF OV Z AC C — — — — — — —	Affected flag(s)								
		то	PDF	OV	Z	AC	С		
					_	_			



CLR [m].i	Clear bit c	of data me	mory			
Description			ified data r	nemorv is	cleared to	0.
Operation	[m].i ← 0					
Affected flag(s)	Įnij.i (0					
	ТО	PDF	OV	Z	AC	С
				_		
CLR WDT	Clear Wat	chdog Tin	ner			
Description	The WDT cleared.	is cleared	(clears the	WDT). Th	ie power d	own bit (F
Operation	$WDT \leftarrow 0$					
	PDF and	TO ← 0				
Affected flag(s)	70		<u></u>	-		
	ТО	PDF	OV	Z	AC	С
	0	0		—		
CLR WDT1	Preclear V	Vatchdog	Timer			
Description		0	VDT2, clea	ars the WD	T. PDF ar	nd TO are
	of this inst	ruction wit	hout the ot has been	her precle	ar instructi	on just se
Operation	$WDT \leftarrow 0$	0H*				
	PDF and	$TO \leftarrow 0^*$				
Affected flag(s)						
	ТО	PDF	OV	Z	AC	С
	10	FDF			70	C
	0*	0*	_	_	_	
CLR WDT2		0*				_
CLR WDT2 Description	0* Preclear V Together v	0* Vatchdog with CLR V	Timer VDT1, clea	ars the WD	 DT. PDF ar	nd TO are
	0* Preclear V Together v of this ins	0* Vatchdog with CLR V truction wi	Timer VDT1, clea thout the c	ars the WE	—)T. PDF ar ear instru	
Description	0* Preclear V Together v of this ins plies this i	0* Vatchdog with CLR V truction wi nstruction	Timer VDT1, clea	ars the WE	—)T. PDF ar ear instru	
	0* Preclear V Together v of this ins	0* Vatchdog with CLR V truction wi nstruction 0H*	Timer VDT1, clea thout the c	ars the WE	—)T. PDF ar ear instru	
Description	0^* Preclear V Together v of this ins plies this i WDT $\leftarrow 0$	0* Vatchdog with CLR V truction wi nstruction 0H*	Timer VDT1, clea thout the c	ars the WE	—)T. PDF ar ear instru	
Description	0^* Preclear V Together v of this ins plies this i WDT $\leftarrow 0$	0* Vatchdog with CLR V truction wi nstruction 0H*	Timer VDT1, clea thout the c	ars the WE	—)T. PDF ar ear instru	
Description	0* Preclear W Together w of this ins plies this i WDT ← 0 PDF and	0^* Watchdog with CLR V truction wi nstruction 0H* TO $\leftarrow 0^*$	Timer VDT1, clea thout the c has been	ars the WE other preci	DT. PDF ar ear instru and the T	nd TO are ction, sets O and PD
Description	0^* Preclear V of this ins plies this i WDT $\leftarrow 0$ PDF and $^{\circ}$ TO	0^* Watchdog with CLR V truction wi nstruction 0H* TO $\leftarrow 0^*$ PDF	Timer VDT1, clea thout the c has been	ars the WE other preci	DT. PDF ar ear instru and the T	nd TO are ction, sets O and PD
Description	0^* Preclear V of this ins plies this i WDT $\leftarrow 0$ PDF and $^{\circ}$ TO	0^* Watchdog with CLR V truction wi nstruction 0H* TO $\leftarrow 0^*$ PDF 0^*	Timer VDT1, clea thout the o has been OV	ars the WE other preci	DT. PDF ar ear instru and the T	nd TO are ction, sets O and PD
Description Operation Affected flag(s)	0^* Preclear V of this ins plies this i WDT $\leftarrow 0$ PDF and $^{\circ}$ TO 0^* Complement Each bit of	0^* Watchdog with CLR W truction wi nstruction 0H* TO ← 0* PDF 0* ent data m of the spec	Timer VDT1, clea thout the o has been OV OV	ars the WE other preci executed Z 	OT. PDF ar ear instru- and the To AC 	nd TO are ction, sets D and PD C complem
Description Operation Affected flag(s) CPL [m] Description	0^* Preclear V of this ins plies this i WDT $\leftarrow 0$ PDF and TO 0^* Complement Each bit co which prec	0^* Watchdog with CLR V truction wi nstruction $0H^*$ TO $\leftarrow 0^*$ PDF 0^* ent data m of the spection of th	Timer VDT1, clea thout the o has been OV 	ars the WE other preci executed Z 	OT. PDF ar ear instru- and the To AC 	nd TO are ction, sets D and PD C complem
Description Operation Affected flag(s) CPL [m] Description Operation	0^* Preclear V of this ins plies this i WDT $\leftarrow 0$ PDF and $^{\circ}$ TO 0^* Complement Each bit of	0^* Watchdog with CLR V truction wi nstruction $0H^*$ TO $\leftarrow 0^*$ PDF 0^* ent data m of the spection of th	Timer VDT1, clea thout the o has been OV OV	ars the WE other preci executed Z 	OT. PDF ar ear instru- and the To AC 	nd TO are ction, sets D and PD C complem
Description Operation Affected flag(s) CPL [m] Description	0^* Preclear W Together w of this ins plies this i WDT ← 0 PDF and $^{-1}$ TO 0^* Complement Each bit co which prev [m] ← [m]	0^* Vatchdog with CLR V truction wi nstruction 0H* TO $\leftarrow 0^*$ PDF 0^* ent data m of the spection of the spectio	Timer VDT1, clea thout the o has been OV OV memory cified data ntained a 1	Z memory is	DT. PDF ar ear instru- and the To AC — s logically ged to 0 a	nd TO are ction, sets D and PD C C complem nd vice-v
Description Operation Affected flag(s) CPL [m] Description Operation	0^* Preclear V of this ins plies this i WDT $\leftarrow 0$ PDF and TO 0^* Complement Each bit co which prec	0^* Watchdog with CLR V truction wi nstruction $0H^*$ TO $\leftarrow 0^*$ PDF 0^* ent data m of the spection of th	Timer VDT1, clea thout the o has been OV OV	ars the WE other preci executed Z 	OT. PDF ar ear instru- and the To AC 	nd TO are ction, sets D and PD C complem



CPLA [m]	Compleme	ent data me	emory and	l place res	sult in the	accumulat	tor	
Description	which prev	iously con	tained a 1	are chang	jed to 0 an	d vice-vers	ented (1's complement). Bits sa. The complemented result mory remain unchanged.	
Operation	ACC $\leftarrow [\overline{m}]$]						
Affected flag(s)							1	
	то	PDF	OV	Z	AC	С		
	_	_	_	\checkmark	_			
DAA [m]	Decimal-A	djust accu	mulator fo	r addition				
Description	The accumulator value is adjusted to the BCD (Binary Coded Decimal) code. The accumu- lator is divided into two nibbles. Each nibble is adjusted to the BCD code and an internal carry (AC1) will be done if the low nibble of the accumulator is greater than 9. The BCD ad- justment is done by adding 6 to the original value if the original value is greater than 9 or a carry (AC or C) is set; otherwise the original value remains unchanged. The result is stored in the data memory and only the carry flag (C) may be affected.							
Operation	If ACC.3~A then [m].3~ else [m].3~ and If ACC.7~A then [m].7~ else [m].7~	~[m].0 ← (, ~[m].0 ← (, ~CC.4+AC ~[m].4 ← A	ACC.3~A(ACC.3~A(1 >9 or C: ACC.7~AC	CC.0), AC =1 :C.4+6+A	1=0 C1,C=1			
Affected flag(s)								
	то	PDF	OV	Z	AC	С		
	_	_		_		\checkmark		
DEC [m]	Decrement	t data mer	norv					
Description	Data in the		•	nory is dec	cremented	l by 1.		
Operation	[m] ← [m]-	-1						
Affected flag(s)								
	то	PDF	OV	Z	AC	С		
	_	_	_	\checkmark	_			
DECA [m]	Decrement	t data men	norv and r	blace resu	It in the ac	cumulato	r	
Description							ng the result in the accumula-	
2000.19.00.1	tor. The co							
Operation	$ACC \leftarrow [m]$]–1						
Affected flag(s)							1	
	то	PDF	OV	Z	AC	С		
	_	_		\checkmark				



HALT	Enter power down mode								
Description	This instruction stops program execution and turns off the system clock. The contents of the RAM and registers are retained. The WDT and prescaler are cleared. The power down bit (PDF) is set and the WDT time-out bit (TO) is cleared.								
Operation	Program Counter \leftarrow Program Counter+1 PDF \leftarrow 1 TO \leftarrow 0								
Affected flag(s)									
	TO PDF OV Z AC C								
	0 1								
INC [m]	Increment data memory								
Description	Data in the specified data memory is incremented by 1								
Operation	[m] ← [m]+1								
Affected flag(s)									
	TO PDF OV Z AC C								
INCA [m]	Increment data memory and place result in the accumulator								
Description	Data in the specified data memory is incremented by 1, leaving the result in the accur tor. The contents of the data memory remain unchanged.	mula-							
Operation	ACC ← [m]+1								
Affected flag(s)									
	TO PDF OV Z AC C								
JMP addr	Directly jump								
Description	The program counter are replaced with the directly-specified address unconditionally control is passed to this destination.	∕, and							
Operation	Program Counter ←addr								
- 19									
Affected flag(s)									
	TO PDF OV Z AC C								
	-								
Affected flag(s)	TO PDF OV Z AC C - - - - - -								
Affected flag(s) MOV A,[m]	TO PDF OV Z AC C — — — — — Move data memory to the accumulator								
Affected flag(s) MOV A,[m] Description	TO PDF OV Z AC C — — — — — — Move data memory to the accumulator The contents of the specified data memory are copied to the accumulator.								
Affected flag(s) MOV A,[m] Description Operation	TO PDF OV Z AC C — — — — — Move data memory to the accumulator								
Affected flag(s) MOV A,[m] Description	$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$								
Affected flag(s) MOV A,[m] Description Operation	TO PDF OV Z AC C — — — — — — Move data memory to the accumulator The contents of the specified data memory are copied to the accumulator.								



MOV A,x	Move imme	ediate dat	a to the ad	ccumulato	r				
Description	The 8-bit d	ata specif	fied by the	code is lo	aded into	the accur	mulator.		
Operation	$ACC \gets x$								
Affected flag(s)									
	ТО	PDF	OV	Z	AC	С	_		
				—					
MOV [m],A	Move the a	accumulat	or to data	memory					
Description	The conter memories)		accumulate	or are copi	ed to the	specified	data memory (one of the da		
Operation	[m] ←ACC								
Affected flag(s)	[11] (-700								
Allected hag(3)	ТО	PDF	OV	Z	AC	С	7		
	10		00	2	70		_		
	_			_					
NOP	No operation	on							
Description	No operatio	on is perfo	ormed. Ex	ecution co	ntinues w	ith the ne	xt instruction.		
Operation	Program C	ounter ←	Program	Counter+1	l				
Affected flag(s)	Ū		Ū						
	ТО	PDF	OV	Z	AC	С			
	_	_	_	_			_		
		I	I						
OR A,[m]	Logical OR	R accumul	ator with c	lata memo	ory				
Description							ne of the data memories) po the accumulator.		
Operation	$ACC \leftarrow AC$	CC "OR" [m]						
Affected flag(s)									
	ТО	PDF	OV	Z	AC	С			
	_				_				
OR A,x	Logical OR	2 immedia	te data to	the accur	ulator		_		
Description	-					arform a h	bitwise logical_OR operation		
Description	The result								
Operation	$ACC \leftarrow AC$	CC "OR" >	c						
Affected flag(s)									
	ТО	PDF	OV	Z	AC	С			
	_	_			_	_	_		
						1			
ORM A,[m]	Logical OR								
Description	Data in the bitwise logi						d the accumulator perform a memory.		
Operation	[m] ←ACC	"OR" [m]							
Affected flag(s)									
	ТО	PDF	OV	Z	AC	С			
				I			1		



Description The program counter is restored from the stack. This is a 2-c Operation Program Counter
Affected flag(s)
TO PDF OV Z AC C
RET A,x Return and place immediate data in the accumulator
Description The program counter is restored from the stack and the accur fied 8-bit immediate data.
Operation Program Counter \leftarrow Stack ACC \leftarrow x
Affected flag(s)
TO PDF OV Z AC C
RETI Return from interrupt
Description The program counter is restored from the stack, and interrup EMI bit. EMI is the enable master (global) interrupt bit.
Operation Program Counter ← Stack EMI ← 1
Affected flag(s)
TO PDF OV Z AC C
RL [m] Rotate data memory left
Description The contents of the specified data memory are rotated 1 bit left
Operation $[m].(i+1) \leftarrow [m].i; [m].i:bit i of the data memory (i=0~6)$ $[m].0 \leftarrow [m].7$
Affected flag(s)
TO PDF OV Z AC C
RLA [m] Rotate data memory left and place result in the accumulator
Description Data in the specified data memory is rotated 1 bit left with bit 7 rotated result in the accumulator. The contents of the data memory is rotated result in the accumulator.
Operation $ACC.(i+1) \leftarrow [m].i; [m].i:bit i of the data memory (i=0~6)$ $ACC.0 \leftarrow [m].7$
Affected flag(s)
TO PDF OV Z AC C



RLC [m]	Rotate data	a memory	/ left throu	gh carry					
Description	The contents of the specified data memory and the carry flag are rotated 1 bit left. Bit 7 re- places the carry bit; the original carry flag is rotated into the bit 0 position.								
Operation	[m].(i+1) ← [m].0 ← C C ← [m].7	- [m].i; [m]].i:bit i of tl	ne data me	emory (i=()~6)			
Affected flag(s)									
	ТО	PDF	OV	Z	AC	С			
	—	_	—	—	—	\checkmark			
RLCA [m]	Rotate left	through c	arry and p	lace resul	t in the ac	cumulator			
Description	carry bit an	nd the orig	inal carry	flag is rota	ted into bi	t 0 position	ed 1 bit left. Bit 7 replaces the n. The rotated result is stored ain unchanged.		
Operation	ACC.(i+1) ACC.0 ← 0 C ← [m].7		n].i:bit i of	the data r	nemory (i:	=0~6)			
Affected flag(s)									
	ТО	PDF	OV	Z	AC	С			
	_	_	—	_	_	\checkmark	I		
RR [m] Description Operation	Rotate data The conter [m].i \leftarrow [m] [m].7 \leftarrow [m	nts of the s .(i+1); [m]	pecified d		-	÷	ht with bit 0 rotated to bit 7.		
Affected flag(s)		1							
	то —	PDF	OV —	Z	AC	C	I		
RRA [m]	Rotate righ	nt and pla	ce result ir	n the accu	mulator				
Description		•		•		•	it 0 rotated into bit 7, leaving memory remain unchanged.		
Operation	ACC.(i) ← ACC.7 ← [,	[m].i:bit i d	of the data	memory	(i=0~6)			
Affected flag(s)						,			
	ТО	PDF	OV	Z	AC	С			
	—		—	—		—			
RRC [m]	Rotate data	a memor\	right thro	ugh carrv					
Description	The conter	nts of the	specified	data mem	•	-	ag are together rotated 1 bit ated into the bit 7 position.		
Operation	[m].i ← [m] [m].7 ← C C ← [m].0	l.(i+1); [m].i:bit i of tl	ne data me	emory (i=0)~6)			
Affected flag(s)									
	ТО	PDF	OV	Z	AC	С			
	—	—	—	—	—	\checkmark			



RRCA [m]	Rotate rig	ht through	carry and	place res	ult in the a	accumulate	or				
Description	Data of the specified data memory and the carry flag are rotated 1 bit right. Bit 0 replaces the carry bit and the original carry flag is rotated into the bit 7 position. The rotated result is stored in the accumulator. The contents of the data memory remain unchanged.										
Operation	ACC.i \leftarrow [m].(i+1); [m].i:bit i of the data memory (i=0~6) ACC.7 \leftarrow C C \leftarrow [m].0										
Affected flag(s)							~				
	ТО	PDF	OV	Z	AC	С	-				
		_	_	—	_	\checkmark					
SBC A,[m]	Subtract of	data memo	ry and ca	rry from th	e accumu	lator					
Description		ents of the s om the acc	•		•		nent of the carry flag are s nulator.	sub-			
Operation	$ACC \leftarrow A$	CC+[m]+C	;								
Affected flag(s)											
	ТО	PDF	OV	Z	AC	С	-				
				\checkmark	\checkmark	\checkmark					
SBCM A,[m]	Subtract	data memo	rv and ca	rrv from th	e accumu	lator					
Description			-	•			nent of the carry flag are	sub-			
	tracted fro	om the acc	umulator,	leaving th	e result in	the data n	nemory.				
Operation	[m] ← AC	C+[m]+C									
Affected flag(s)							1				
	ТО	PDF	OV	Z	AC	C	-				
				\checkmark	V						
SDZ [m]	Skip if de	crement da	ata memor	y is 0							
Description	instruction	n is skipped	d. If the res	sult is 0, th ded and a	e following dummy cy	g instructio cle is repla	by 1. If the result is 0, the on, fetched during the cur aced to get the proper inst 1 cycle).	rrent			
Operation	Skip if ([m	n]–1)=0, [m] ← ([m]–′	1)							
Affected flag(s)							-				
	ТО	PDF	OV	Z	AC	С	-				
		_	_		_	_					
SDZA [m]	Decreme	nt data me	mory and	place resu	ult in ACC,	skip if 0					
Description	The contents of the specified data memory are decremented by 1. If the result is 0, the next instruction is skipped. The result is stored in the accumulator but the data memory remains unchanged. If the result is 0, the following instruction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction (2 cycles). Otherwise proceed with the next instruction (1 cycle).										
Operation	Skip if ([m]-1)=0, ACC \leftarrow ([m]-1)										
Affected flag(s)							_				
	ТО	PDF	OV	Z	AC	С					
		_	_		_	_					
		_									



SET [m]	Set data	memory								
Description	Each bit of the specified data memory is set to 1.									
Operation	[m] ← FFH									
Affected flag(s)										
	то	PDF	OV	Z	AC	С				
		_			_	_				
				1		11	I			
SET [m]. i		data mem								
Description		e specified	data men	iory is set	to 1.					
Operation	[m].i ← 1									
Affected flag(s)			014	-		0				
	ТО	PDF	OV	Z	AC	С				
						—				
SIZ [m]	Skip if inc	rement da	ta memor	y is 0						
Description	The conte	ents of the	specified of	data memo	ory are inc	remented I	by 1. If the result is 0, the fol-			
	-			-			ecution, is discarded and a			
	,	ycle is repl nstruction	0	et the prop	er instruc	tion (2 cycl	les). Otherwise proceed with			
Operation		n]+1)=0, [m		1)						
Affected flag(s)	Skip II ([II	ı]+ ı <i>)</i> −0, [li	ı] ← ([iii]+	1)						
Allected lidg(3)	то	PDF	OV	Z	AC	С				
	10			2		0				
						_				
SIZA [m]	Incremen	t data men	nory and p	lace resul	t in ACC,	skip if 0				
Description	The conte	ents of the	specified d	lata memo	ory are incr	emented b	by 1. If the result is 0, the next			
							ulator. The data memory re-			
		0		-	0	-	fetched during the current in- replaced to get the proper			
						•	iction (1 cycle).			
Operation	Skip if ([n	n]+1)=0, A	CC ← ([m]	+1)						
Affected flag(s)										
	то	PDF	OV	Z	AC	С				
					_					
ON7 [] :		: of the de	4	in met O						
SNZ [m].i Description		i of the da	-		0 the new	tipotructio	n is skipped. If bit i of the data			
Description							current instruction execution,			
	is discard	ed and a d	ummy cyc	le is replac	ced to get	-	instruction (2 cycles). Other-			
	wise proc	eed with the	ne next ins	struction (1	cycle).					
Operation	Skip if [m].i≠0								
Affected flag(s)	[1			
	ТО	PDF	OV	Z	AC	С				
	_					_				



result in the accumulator. Operation ACC \leftarrow ACC+ $(\overline{m})+1$ Affected flag(s) \overline{TO} PDF OV Z AC C SUBM A,[m] Subtract data memory from the accumulator Image: Comparison of the specified data memory. Image: Comparison of the accumulator. Image: Comparison of the accumulator. Operation [m] \leftarrow ACC+ $(\overline{m})+1$ AC C Image: Comparison of the accumulator. Operation [m] \leftarrow ACC+ $(\overline{m})+1$ AC C Image: Comparison of the accumulator. Operation [m] \leftarrow ACC+ $(\overline{m})+1$ AC C Image: Comparison of the accumulator. SUB A,x Subtract immediate data specified by the code is subtracted from the contents of the accumulator. Image: Comparison of the accumulator. Operation AC \leftarrow ACC+ $\overline{x}+1$ Affected flag(s) To PDF OV Z AC C SWAP [m] Swap nibbles within the data memory Description The low-order and high-order nibbles of the specified data memory (1 of the data memory rise) are interchanged. To PDF OV Z AC C SWAP [m] Swap data memory and place result in the accumulator Description The low-order and high-orde	SUB A,[m]	Subtract d	ata memo	ory from th	e accumu	ator				
Affected flag(s) $\hline TO PDF OV Z AC C \\ \hline - & - & \sqrt{1} \sqrt$	Description	The specified data memory is subtracted from the contents of the accumulator, leaving the result in the accumulator.								
TO PDF OV Z AC C Image: Image	Operation	$ACC \leftarrow AC$	CC+[m]+1							
Image: state of the second state of the state of	Affected flag(s)									
SUEM A,[m] Subtract data memory from the accumulator Description The specified data memory is subtracted from the contents of the accumulator, leaving the result in the data memory. Operation $[m] \leftarrow ACC+[m]+1$ Affected flag(s) $\boxed{TO PDF OV Z AC C}{- - - \sqrt{ \sqrt{ \sqrt{ \sqrt{ \sqrt{$		ТО	PDF	OV	Z	AC	С			
Description The specified data memory is subtracted from the contents of the accumulator, leaving the result in the data memory. Operation $[m] \leftarrow ACC+[\overline{m}]+1$ Affected flag(s) $\boxed{TO PDF OV Z AC C}{1 \sqrt{1 \sqrt$					\checkmark		\checkmark			
Description The specified data memory is subtracted from the contents of the accumulator, leaving the result in the data memory. Operation $[m] \leftarrow ACC + [\overline{m}] + 1$ Affected flag(s) $\boxed{TO PDF OV Z AC C}{\sqrt{1 \sqrt{1 1 1 1}}}}}}}}}}}}}}}}}}}}}}}}}}$	SUBM A [m]	Subtract d	ata memo	ory from th	e accumul	ator				
Affected flag(s) TO PDF OV Z AC C \Box \neg		The specif	ied data m	nemory is s			ontents of	the accumulator, lea	ving the	
TOPDFOVZACC $\sqrt{1}$ $\sqrt{1}$ $\sqrt{1}$ SUB A,xSubtract immediate data from the accumulatorDescriptionThe immediate data specified by the code is subtracted from the contents of the accumulator.OperationACC \leftarrow ACC $+\bar{x}+1$ Affected flag(s) \overline{TO} PDFOVZACC $\sqrt{1}$ $\sqrt{1}$ $\sqrt{1}$ $\sqrt{1}$ SWAP [m]Swap nibbles within the data memoryDescriptionThe low-order and high-order nibbles of the specified data memory (1 of the data memor ries) are interchanged.Operation[m].3~[m].0 \leftrightarrow [m].7~[m].4Affected flag(s) \overline{TO} PDFOVZACCSWAPA [m]Swap data memory and place result in the accumulatorSwap and the result to the accumulator.DescriptionThe low-order and high-order nibbles of the specified data memory are interchanged, writing the result to the accumulator.DescriptionThe low-order and high-order nibbles of the specified data memory are interchanged, writing the result to the accumulator. The contents of the data memory remain unchanged.OperationACC.3~ACC.0 \leftarrow [m].7~[m].4ACC.7~ACC.4 \leftarrow [m].3~[m].0Affected flag(s) \overline{TO} TOPDFOVZACACCDescriptionThe for PDFDescriptionThe low-order and high-order nibbles of the specified data memory remain unchanged.OperationACC.3~ACC.		[m] ← AC0	C+[m]+1							
Image: style sty	Allected liag(s)	то	DDE		7	A.C.	6]		
SUB A,x Subtract immediate data from the accumulator Description The immediate data specified by the code is subtracted from the contents of the accumulator. Operation ACC \leftarrow ACC+ \overline{x} +1 Affected flag(s) \overline{TO} PDF OV Z AC C SWAP [m] Swap nibbles within the data memory Swap nibbles within the data memory Swap nibbles within the data memory Coperation The low-order and high-order nibbles of the specified data memory (1 of the data memory ries) are interchanged. Operation [m].3~[m].0 \leftrightarrow [m].7~[m].4 Affected flag(s) TO PDF OV Z AC C SWAPA [m] Swap data memory and place result in the accumulator Swap are interchanged. Operation The low-order and high-order nibbles of the specified data memory are interchanged, writing the result to the accumulator. The contents of the data memory are interchanged, writing the result to the accumulator. The contents of the data memory are interchanged. Operation ACC.3~ACC.0 \leftarrow [m].7~[m].4 ACC.7~ACC.4 \leftarrow [m].7~[m].4 ACC.7~ACC.4 \leftarrow [m].3~[m].0 Affected flag(s) TO PDF OV Z AC C Image: Description The low-order and high-order nibbles of the specified data memory are interchanged. writing the result to the accumulator. The contents of the										
DescriptionThe immediate data specified by the code is subtracted from the contents of the accumulator.OperationACC \leftarrow ACC $+\bar{x}+1$ Affected flag(s)TO PDF OV Z AC C $-$ TO PDF OV Z AC COV $\sqrt{2}$ SWAP [m]Swap nibbles within the data memoryDescriptionThe low-order and high-order nibbles of the specified data memory (1 of the data memory in a colspan="2">Swap nibbles within the data memoryDescriptionThe low-order and high-order nibbles of the specified data memory (1 of the data memory in a colspan="2">Swap (m) OPF OV Z AC C $-$ TO PDF OV Z AC COV Z AC CTO PDF OV Z AC COPerationSWAPA [m]Swap data memory and place result in the accumulator DescriptionDescriptionThe low-order and high-order nibbles of the specified data memory are interchanged, writing the result to the accumulatorOperationColspan="2">Colspan="2">C COperationThe low-order and high-order nibbles of the specified data memory are interchanged, writing the result to the accumulatorDescriptionThe low-order and high-order nibbles of the specified data memory are interchanged, writing the result to the accumulator. The contents of the data memory remain unchanged.OperationACC.3-ACC.0 \leftarrow [m].7-(m].4 ACC.7-ACC.4 \leftarrow [m].7-(m].4 ACC.7-ACC.4 \leftarrow [m].7-(m].4 ACC.7-ACC.4 \leftarrow [m].3-(m].0Affected flag(s)TO PDF OV Z AC C				,	,	,	v			
tor, leaving the result in the accumulator. Operation $ACC \leftarrow ACC+\bar{x}+1$ Affected flag(s) $\boxed{TO PDF OV Z AC C}{ - - $	SUB A,x	Subtract ir	nmediate	data from	the accun	nulator				
Affected flag(s) \overrightarrow{TO} PDF OV ZACC $ $ $$ $$ $$ SWAP [m]Swap nibbles within the data memoryDescriptionThe low-order and high-order nibbles of the specified data memory (1 of the data memor ries) are interchanged.Operation[m].3~[m].0 \leftrightarrow [m].7~[m].4Affected flag(s) \overrightarrow{TO} PDF OV ZACC $ -$ SWAPA [m]Swap data memory and place result in the accumulatorDescriptionThe low-order and high-order nibbles of the specified data memory are interchanged, writing the result to the accumulator. The contents of the data memory remain unchanged.OperationACC.3~ACC.0 \leftarrow [m].7~[m].4ACC.7~ACC.4 \leftarrow [m].3~[m].0Affected flag(s) \overrightarrow{TO} PDF OV Z ACC	Description						cted from t	he contents of the ac	cumula	
TOPDFOVZACC $$ $$ $$ $$ SWAP [m]Swap nibbles within the data memoryDescriptionThe low-order and high-order nibbles of the specified data memory (1 of the data memor ries) are interchanged.Operation[m].3~[m].0 \leftrightarrow [m].7~[m].4Affected flag(s) \overline{TO} PDFOVZACCSWAPA [m]Swap data memory and place result in the accumulatorDescriptionThe low-order and high-order nibbles of the specified data memory are interchanged, writing the result to the accumulator. The contents of the data memory remain unchanged.OperationACC.3~ACC.0 \leftarrow [m].7~[m].4 ACC.7~ACC.4 \leftarrow [m].3~[m].0Affected flag(s) \overline{TO} PDFOVZAC \overline{TO} PDFOVZACC \overline{TO} PDFOVZACC \overline{TO} PDFOVZACC	Operation	$ACC \leftarrow AC$	CC+x+1							
SWAP [m]Swap nibbles within the data memoryDescriptionThe low-order and high-order nibbles of the specified data memory (1 of the data memor ries) are interchanged.Operation[m].3~[m].0 \leftrightarrow [m].7~[m].4Affected flag(s) \overline{TO} PDFOVZACC $ -$ SWAPA [m]Swap data memory and place result in the accumulatorDescriptionThe low-order and high-order nibbles of the specified data memory are interchanged, writing the result to the accumulator. The contents of the data memory remain unchanged.OperationACC.3~ACC.0 \leftarrow [m].7~[m].4 ACC.7~ACC.4 \leftarrow [m].3~[m].0Affected flag(s) \overline{TO} PDFOVZAC \overline{TO} PDFOVZACC	Affected flag(s)									
SWAP [m]Swap nibbles within the data memoryDescriptionThe low-order and high-order nibbles of the specified data memory (1 of the data memor ries) are interchanged.Operation[m].3~[m].0 \leftrightarrow [m].7~[m].4Affected flag(s) \overline{TO} PDFOVZACC		то	PDF	OV	Z	AC	С			
DescriptionThe low-order and high-order nibbles of the specified data memory (1 of the data memory ries) are interchanged.Operation $[m].3~[m].0 \leftrightarrow [m].7~[m].4$ Affected flag(s) $\boxed{TO PDF OV Z AC C}{\ - - - - - - - - - $			_	\checkmark	\checkmark	\checkmark	\checkmark			
$\begin{array}{c} \text{ries} \text{) are interchanged.} \\ \text{Operation} & [m].3~[m].0 \leftrightarrow [m].7~[m].4 \\ \text{Affected flag(s)} \\ \hline \hline \text{TO} PDF OV Z AC C \\ \hline \hline - & - & - & - & - \\ \hline \hline & - & - & - & - \\ \hline & & - & - & - \\ \hline & & - & - & - \\ \hline & & - & - & - \\ \hline & & & - & - \\ \hline & & & - & - & - \\ \hline & & & & - & - \\ \hline & & & & & - & - \\ \hline & & & & & & - & - \\ \hline & & & & & & & - & - \\ \hline & & & & & & & - & - \\ \hline & & & & & & & & - & - \\ \hline & & & & & & & & - & - \\ \hline & & & & & & & & - & - \\ \hline & & & & & & & & - & - \\ \hline & & & & & & & & & & - & - \\ \hline & & & & & & & & & - & - \\ \hline & & & & & & & & & & - & - \\ \hline & & & & & & & & & & - & - \\ \hline & & & & & & & & & & & - & - \\ \hline & & & & & & & & & & & - & - \\ \hline & & & & & & & & & & & & - & - \\ \hline & & & & & & & & & & & & - & - \\ \hline & & & & & & & & & & & & - & - \\ \hline & & & & & & & & & & & & & & - \\ \hline & & & & & & & & & & & & & & \\ \hline & & & &$	SWAP [m]	Swap nibb	les within	the data r	nemory					
Affected flag(s) TO PDF OV Z AC C $ -$ SWAPA [m]Swap data memory and place result in the accumulatorDescriptionThe low-order and high-order nibbles of the specified data memory are interchanged, wright ing the result to the accumulator. The contents of the data memory remain unchanged.OperationACC.3~ACC.0 \leftarrow [m].7~[m].4 ACC.7~ACC.4 \leftarrow [m].3~[m].0Affected flag(s) TO PDF OV ZACC	Description			-	nibbles of	the specifi	ied data m	nemory (1 of the data	ı memo	
TOPDFOVZACCSWAPA [m]Swap data memory and place result in the accumulatorDescriptionThe low-order and high-order nibbles of the specified data memory are interchanged, writing the result to the accumulator. The contents of the data memory remain unchanged.OperationACC.3~ACC.0 \leftarrow [m].7~[m].4 ACC.7~ACC.4 \leftarrow [m].3~[m].0Affected flag(s)TOPDFOVZACTOPDFOVZACC	Operation	[m].3~[m].	0 ↔ [m].7	~[m].4						
SWAPA [m] Swap data memory and place result in the accumulator Description The low-order and high-order nibbles of the specified data memory are interchanged, wriging the result to the accumulator. The contents of the data memory remain unchanged. Operation ACC.3~ACC.0 \leftarrow [m].7~[m].4 ACC.7~ACC.4 \leftarrow [m].3~[m].0 Affected flag(s) TO PDF OV Z AC	Affected flag(s)									
DescriptionThe low-order and high-order nibbles of the specified data memory are interchanged, wriging the result to the accumulator. The contents of the data memory remain unchanged.OperationACC.3~ACC.0 \leftarrow [m].7~[m].4 ACC.7~ACC.4 \leftarrow [m].3~[m].0Affected flag(s)TOTOPDFOVZACCC		ТО	PDF	OV	Z	AC	С			
DescriptionThe low-order and high-order nibbles of the specified data memory are interchanged, writing the result to the accumulator. The contents of the data memory remain unchanged.OperationACC.3~ACC.0 \leftarrow [m].7~[m].4 ACC.7~ACC.4 \leftarrow [m].3~[m].0Affected flag(s)TOTOPDFOVZACC										
DescriptionThe low-order and high-order nibbles of the specified data memory are interchanged, wriging the result to the accumulator. The contents of the data memory remain unchanged.OperationACC.3~ACC.0 \leftarrow [m].7~[m].4 ACC.7~ACC.4 \leftarrow [m].3~[m].0Affected flag(s)TOTOPDFOVZACCC	SWAPA [m]	Swap data	memory	and place	result in t	he accumu	ulator			
$\begin{array}{c} \text{ing the result to the accumulator. The contents of the data memory remain unchanged.} \\ \text{Operation} & \text{ACC.3~ACC.0} \leftarrow [m].7~[m].4 \\ \text{ACC.7~ACC.4} \leftarrow [m].3~[m].0 \\ \text{Affected flag(s)} & \\ \hline \hline \text{TO} \text{PDF} \text{OV} \text{Z} \text{AC} \text{C} \\ \hline \hline \end{array}$								emory are interchang	ed, writ	
ACC.7~ACC.4 \leftarrow [m].3~[m].0 Affected flag(s) TO PDF OV Z AC C				-						
TO PDF OV Z AC C	Operation									
	Affected flag(s)									
		ТО	PDF	OV	Z	AC	С			



SZ [m]	Skip if data memory is 0								
Description	If the contents of the specified data memory are 0, the following instruction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction (2 cycles). Otherwise proceed with the next instruction (1 cycle).								
Operation	Skip if [m]=0							
Affected flag(s)							_		
	то	PDF	OV	Z	AC	С			
		_	—	—	—	_			
SZA [m]	Move dat	a memory	to ACC, sl	kip if 0					
Description	0, the foll and a dur	owing instr	ruction, fet is replaced	ched durir I to get the	ng the curr	ent instru	accumulator. If the contents is ction execution, is discarded 2 cycles). Otherwise proceed		
Operation	Skip if [m]=0							
Affected flag(s)									
	то	PDF	OV	Z	AC	С	-		
		_	—	—	—	—			
SZ [m].i	Skip if bit	i of the da	ta memorv	ris 0					
Description			-		ne following	a instructio	on, fetched during the current		
		•					aced to get the proper instruc-		
		cles). Othe	rwise proc	eed with t	he next ins	struction (1 cycle).		
Operation	Skip if [m].i=0							
Affected flag(s)]		
	ТО	PDF	OV	Z	AC	С			
		—	—						
TABRDC [m]	Move the	ROM code	e (current	page) to T	BLH and d	lata memo	ory		
Description		•	•		,	•	able pointer (TBLP) is moved o TBLH directly.		
Operation		M code (lo ROM code	• /	5)					
Affected flag(s)			(-)					
	то	PDF	OV	Z	AC	С			
		_	_	_	_	_			
							1		
TABRDL [m]		ROM code		,		•			
Description	The low byte of ROM code (last page) addressed by the table pointer (TBLP) is moved to the data memory and the high byte transferred to TBLH directly.								
Operation	$[m] \leftarrow ROM \text{ code (low byte)}$								
Affected flag(s)	i blh ←	ROM code	(nign byte	e)					
Allevieu llay(s)	то	PDF	OV	Z	AC	С]		
			00	۷	AC	U			
			—		—				




XOR A,[m]	Logical X	OR accum	nulator with	n data men	nory			
Description	Data in the accumulator and the indicated data memory perform a bitwise logical Exc sive_OR operation and the result is stored in the accumulator.							
Operation	$ACC \leftarrow A$	CC "XOR	" [m]					
Affected flag(s)								
	то	PDF	OV	Z	AC	С		
			_	\checkmark	_			
XORM A,[m]	Logical X	OR data n	nemory wit	h the accu	mulator			
Description				mory and t is stored i		•		
Operation	$[m] \leftarrow AC$	C "XOR"	[m]					
Affected flag(s)								
	то	PDF	OV	Z	AC	С		
				\checkmark				
XOR A,x	Logical X	OR immed	diate data	to the accu	imulator			
Description	Data in the accumulator and the specified data perform a bitwise logical Exclusive_OR operation. The result is stored in the accumulator. The 0 flag is affected.							
Operation	$ACC \leftarrow ACC "XOR" x$							
Affected flag(s)								
	то	PDF	OV	Z	AC	С		
			_	\checkmark	_			

ТО	PDF	OV	Z	AC	С
	_		\checkmark	_	_



Package Information

44-pin QFP (10×10) Outline Dimensions



Symbol	Dimensions in mm								
	Min.	Nom.	Max.						
A	13		13.40						
В	9.90		10.10						
С	13		13.40						
D	9.90		10.10						
E	_	0.80	_						
F	_	0.30	_						
G	1.90		2.20						
Н			2.70						
I		0.10	_						
J	0.73		0.93						
К	0.10	—	0.20						
α	0°		7 °						



Holtek Semiconductor Inc. (Headquarters) No.3, Creation Rd. II, Science Park, Hsinchu, Taiwan Tel: 886-3-563-1999

Fax: 886-3-563-1189 http://www.holtek.com.tw

Holtek Semiconductor Inc. (Taipei Sales Office)

4F-2, No. 3-2, YuanQu St., Nankang Software Park, Taipei 115, Taiwan Tel: 886-2-2655-7070 Fax: 886-2-2655-7373 Fax: 886-2-2655-7383 (International sales hotline)

Holtek Semiconductor Inc. (Shanghai Sales Office)

7th Floor, Building 2, No.889, Yi Shan Rd., Shanghai, China 200233 Tel: 021-6485-5560 Fax: 021-6485-0313 http://www.holtek.com.cn

Holtek Semiconductor Inc. (Shenzhen Sales Office)

43F, SEG Plaza, Shen Nan Zhong Road, Shenzhen, China 518031 Tel: 0755-8346-5589 Fax: 0755-8346-5590 ISDN: 0755-8346-5591

Holtek Semiconductor Inc. (Beijing Sales Office)

Suite 1721, Jinyu Tower, A129 West Xuan Wu Men Street, Xicheng District, Beijing, China 100031 Tel: 010-6641-0030, 6641-7751, 6641-7752 Fax: 010-6641-0125

Holmate Semiconductor, Inc. (North America Sales Office) 46712 Fremont Blvd., Fremont, CA 94538 Tel: 510-252-9880 Fax: 510-252-9885 http://www.holmate.com

Copyright $\ensuremath{\textcircled{O}}$ 2005 by HOLTEK SEMICONDUCTOR INC.

The information appearing in this Data Sheet is believed to be accurate at the time of publication. However, Holtek assumes no responsibility arising from the use of the specifications described. The applications mentioned herein are used solely for the purpose of illustration and Holtek makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise. Holtek's products are not authorized for use as critical components in life support devices or systems. Holtek reserves the right to alter its products without prior notification. For the most up-to-date information, please visit our web site at http://www.holtek.com.tw.