

*Low-Power, Rail-to-Rail Output, 12-Bit Serial
Input***DIGITAL-TO-ANALOG CONVERTER**

FEATURES

- **microPOWER OPERATION:** 135 μ A at 5V
- **POWER-DOWN:** 200nA at 5V, 50nA at 3V
- **POWER SUPPLY:** +2.7V to +5.5V
- **TESTED MONOTONIC BY DESIGN**
- **POWER-ON RESET TO 0V**
- **THREE POWER-DOWN FUNCTIONS**
- **LOW POWER SERIAL INTERFACE WITH SCHMITT-TRIGGERED INPUTS**
- **ON-CHIP OUTPUT BUFFER AMPLIFIER, RAIL-TO-RAIL OPERATION**
- **$\overline{\text{SYNC}}$ INTERRUPT FACILITY**
- **SOT23-6 AND MSOP-8 PACKAGES**

APPLICATIONS

- **PORTABLE BATTERY-POWERED INSTRUMENTS**
- **DIGITAL GAIN AND OFFSET ADJUSTMENT**
- **PROGRAMMABLE VOLTAGE AND CURRENT SOURCES**

DESCRIPTION

The HT5320A is a low-power, single, 12-bit buffered voltage output Digital-to-Analog Converter (DAC). Its on-chip precision output amplifier allows rail-to-rail output swing to be achieved. The HT5320A uses a versatile three-wire serial interface that operates at clock rates up to 30MHz and is compatible with standard SPI™, QSPI™, Microwire™, and DSP interfaces.

The reference for the HT5320A is derived from the power supply, resulting in the widest dynamic output range possible. The HT5320A incorporates a power-on reset circuit that ensures that the DAC output powers up at 0V and remains there until a valid write takes place in the device. The HT5320A contains a power-down feature, accessed over the serial interface, that can reduce the current consumption of the device to 50nA at 5V.



The low power consumption of this part in normal operation makes it ideally suited to portable battery-operated equipment. The power consumption is 0.7mW at 5V reducing to 1 μ W in power-down mode.

The HT5320A is available in a SOT23-6 package and an MSOP-8 package.

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

| | |
|---|--|
| V _{DD} to GND | -0.3V to +6V |
| Digital Input Voltage to GND | -0.3V to +V _{DD} + 0.3V |
| V _{OUT} to GND | -0.3V to +V _{DD} + 0.3V |
| Operating Temperature Range | -40°C to +105°C |
| Storage Temperature Range | -65°C to +150°C |
| Junction Temperature Range (T _J max) | +150°C |
| SOT23 Package: | |
| Power Dissipation | (T _J max - T _A)/ J _A |
| J _A Thermal Impedance | 240°C/W |
| Lead Temperature, Soldering: | |
| Vapor Phase (60s) | +215°C |
| Infrared (15s) | +220°C |
| MSOP Package: | |
| Power Dissipation | (T _J max - T _A)/ J _A |
| J _A Thermal Impedance | 206°C/W |
| J _C Thermal Impedance | 44°C/W |
| Lead Temperature, Soldering: | |
| Vapor Phase (60s) | +215°C |
| Infrared (15s) | +220°C |

NOTE: (1) Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods may affect device reliability.


PIN CONFIGURATIONS

PIN DESCRIPTION (SOT23-6)

| PIN | NAME | DESCRIPTION |
|-----|------------------|--|
| 1 | V _{OUT} | Analog output voltage from DAC. The output amplifier has rail-to-rail operation. |
| 2 | GND | Ground reference point for all circuitry on the part. |
| 3 | V _{DD} | Power Supply Input, +2.7V to 5.5V. |
| 4 | D _{IN} | Serial Data Input. Data is clocked into the 16-bit input shift register on the falling edge of the serial clock input. |
| 5 | SCLK | Serial Clock Input. Data can be transferred at rates up to 30MHz. |
| 6 | SYNC | Level triggered control input (active LOW). This is the frame synchronization signal for the input data. When SYNC goes LOW, it enables the input shift register and data is transferred in on the falling edges of the following clocks. The DAC is updated following the 16th clock cycle unless SYNC is taken HIGH before this edge, in which case the rising edge of SYNC acts as an interrupt and the write sequence is ignored by the HT5320A. |

| PARAMETER | CONDITIONS | HT5320A | | | UNITS |
|--|--|---------|-------|-----------------|---------------|
| | | MIN | TYP | MAX | |
| STATIC PERFORMANCE ⁽¹⁾ | | | | | |
| Resolution | | 12 | | | Bits |
| Relative Accuracy | | | | ±8 | LSB |
| Differential Nonlinearity | Tested Monotonic by Design | | | ±1 | LSB |
| Zero Code Error | All Zeros Loaded to DAC Register | | +5 | +20 | mV |
| Full-Scale Error | All Ones Loaded to DAC Register | | -0.15 | -1.25 | % of FSR |
| Gain Error | | | | ±1.25 | % of FSR |
| Zero Code Error Drift | | | -20 | | μV/°C |
| Gain Temperature Coefficient | | | -5 | | ppm of FSR/°C |
| OUTPUT CHARACTERISTICS ⁽²⁾ | | | | | |
| Output Voltage Range | | 0 | | V _{DD} | V |
| Output Voltage Settling Time | 1/4 Scale to 3/4 Scale Change (400 _H to C00 _H) R _L = 2kΩ; 0pF < C _L < 200pF R _L = 2kΩ; C _L = 500pF | | 8 | 10 | μs |
| Slew Rate | | 1 | 12 | | μs V/μs |
| Capacitive Load Stability | R _L = x | | 470 | | pF |
| | R _L = 2kΩ | | 1000 | | pF |
| Code Change Glitch Impulse | 1LSB Change Around Major Carry | | 20 | | nV-s |
| Digital Feedthrough | | | 0.5 | | nV-s |
| DC Output Impedance | | | 1 | | Ω |
| Short-Circuit Current | V _{DD} = +5V | | 50 | | mA |
| | V _{DD} = +3V | | 20 | | mA |
| Power-Up Time | Coming Out of Power-Down Mode | | | | |
| | V _{DD} = +5V | | 2.5 | | μs |
| | Coming Out of Power-Down Mode | | | | |
| | V _{DD} = +3V | | 5 | | μs |
| LOGIC INPUTS ⁽²⁾ | | | | | |
| Input Current | | | | ±1 | μA |
| V _{INL} , Input Low Voltage | V _{DD} = +5V | | | 0.8 | V |
| V _{INL} , Input Low Voltage | V _{DD} = +3V | | | 0.6 | V |
| V _{INH} , Input High Voltage | V _{DD} = +5V | 2.4 | | | V |
| V _{INH} , Input High Voltage | V _{DD} = +3V | 2.1 | | | V |
| Pin Capacitance | | | | 3 | pF |
| POWER REQUIREMENTS | | | | | |
| V _{DD} | | 2.7 | | 5.5 | V |
| I _{DD} (normal mode) | DAC Active and Excluding Load Current | | | | |
| V _{DD} = +3.6V to +5.5V | V _{IH} = V _{DD} and V _{IL} = GND | | 135 | 200 | μA |
| V _{DD} = +2.7V to +3.6V | V _{IH} = V _{DD} and V _{IL} = GND | | 115 | 160 | μA |
| I _{DD} (all power-down modes) | | | | | |
| V _{DD} = +3.6V to +5.5V | V _{IH} = V _{DD} and V _{IL} = GND | | 0.2 | 1 | μA |
| V _{DD} = +2.7V to +3.6V | V _{IH} = V _{DD} and V _{IL} = GND | | 0.05 | 1 | μA |
| POWER EFFICIENCY | | | | | |
| I _{OUT} /I _{DD} | I _{LOAD} = 2mA, V _{DD} = +5V | | 93 | | % |
| TEMPERATURE RANGE | | | | | |
| Specified Performance | | -40 | | +105 | °C |

NOTES: (1) Linearity calculated using a reduced code range of 48 to 4047; output unloaded. (2) Guaranteed by design and characterization, not production tested.


TIMING CHARACTERISTICS(1, 2)

$V_{DD} = +2.7V$ to $+5.5V$; all specifications $-40^{\circ}C$ to $+105^{\circ}C$, unless otherwise noted.

| PARAMETER | DESCRIPTION | CONDITIONS | HT5320A | | | UNITS |
|-----------|---------------------------------------|--|------------|-----|-----|----------|
| | | | MIN | TYP | MAX | |
| $t^{(3)}$ | SCLK Cycle Time | $V_{DD} = 2.7V$ to $3.6V$ $V_{DD} = 3.6V$ to $5.5V$ | 50 33 | | | ns ns |
| t_2 | SCLK HIGH Time | $V_{DD} = 2.7V$ to $3.6V$ $V_{DD} = 3.6V$ to $5.5V$ | 13 13 | | | ns ns |
| t_3 | SCLK LOW Time | $V_{DD} = 2.7V$ to $3.6V$ $V_{DD} = 3.6V$ to $5.5V$ | 22.5 13 | | | ns ns |
| t_4 | SYNC to SCLK Rising Edge Setup Time | $V_{DD} = 2.7V$ to $3.6V$ $V_{DD} = 3.6V$ to $5.5V$ | 0 0 | | | ns ns |
| t_5 | Data Setup Time | $V_{DD} = 2.7V$ to $3.6V$ $V_{DD} = 3.6V$ to $5.5V$ | 5 5 | | | ns ns |
| t_6 | Data Hold Time | $V_{DD} = 2.7V$ to $3.6V$ $V_{DD} = 3.6V$ to $5.5V$ | 4.5 4.5 | | | ns ns |
| t_7 | SCLK Falling Edge to SYNC Rising Edge | $V_{DD} = 2.7V$ to $3.6V$ $V_{DD} = 3.6V$ to $5.5V$ | 0 0 | | | ns ns |
| t_8 | Minimum SYNC HIGH Time | $V_{DD} = 2.7V$ to $3.6V$ $V_{DD} = 3.6V$ to $5.5V$ | 50 33 | | | ns ns |







NOTES: (1) All input signals are specified with $t_R = t_F = 5ns$ (10% to 90% of V_{DD}) and timed from a voltage level of $(V_{IL} + V_{IH})/2$. (2) See Serial Write Operation timing diagram, below. (3) Maximum SCLK frequency is 30MHz at $V_{DD} = +3.6V$ to $+5.5V$ and 20MHz at $V_{DD} = +2.7V$ to $+3.6V$.

SERIAL WRITE OPERATION









TYPICAL CHARACTERISTICS: $V_{DD} = +5V$

At $T_A = +25^\circ\text{C}$, $+V_{DD} = +5V$, unless otherwise noted.









TYPICAL CHARACTERISTICS: $V_{DD} = +5V$ (Cont.)

At $T_A = +25^\circ\text{C}$, $+V_{DD} = +5V$, unless otherwise noted.





TYPICAL CHARACTERISTICS: $V_{DD} = +5V$ (Cont.)

At $T_A = +25^\circ\text{C}$, $+V_{DD} = +5V$, unless otherwise noted.







TYPICAL CHARACTERISTICS: $V_{DD} = +5V$ (Cont.)

At $T_A = +25^\circ\text{C}$, $+V_{DD} = +5V$, unless otherwise noted.









TYPICAL CHARACTERISTICS: $V_{DD} = +2.7V$

At $T_A = +25^\circ\text{C}$, $+V_{DD} = +2.7V$, unless otherwise noted.









TYPICAL CHARACTERISTICS: $V_{DD} = +2.7V$ (Cont.)

At $T_A = +25^\circ C$, $+V_{DD} = +2.7V$, unless otherwise noted.




TYPICAL CHARACTERISTICS: $V_{DD} = +2.7V$ (Cont.)

 At $T_A = +25^\circ C$, $+V_{DD} = +2.7V$, unless otherwise noted.


TYPICAL CHARACTERISTICS: $V_{DD} = +2.7V$ (Cont.)

At $T_A = +25^\circ C$, $+V_{DD} = +2.7V$, unless otherwise noted.



THEORY OF OPERATION

DAC SECTION

The HT5320A is fabricated using a CMOS process. The architecture consists of a string DAC followed by an output buffer amplifier. Since there is no reference input pin, the power supply (V_{DD}) acts as the reference. Figure 1 shows a block diagram of the DAC architecture.




FIGURE 1. HT5320A Architecture.

The input coding to the HT5320A is straight binary, so the ideal output voltage is given by:

$$V_{OUT} = V_{DD} \cdot \frac{D}{4096}$$

where D = decimal equivalent of the binary code that is loaded to the DAC register; it can range from 0 to 4095.

RESISTOR STRING

The resistor string section is shown in Figure 2. It is simply a string of resistors, each of value R . The code loaded into the DAC register determines at which node on the string the voltage is tapped off to be fed into the output amplifier by closing one of the switches connecting the string to the amplifier. It is tested monotonic because it is a string of resistors.




FIGURE 2. Resistor String.

OUTPUT AMPLIFIER

The output buffer amplifier is capable of generating rail-to-rail voltages on its output which gives an output range of $0V$ to V_{DD} . It is capable of driving a load of $2k\Omega$ in parallel with $1000pF$ to GND . The source and sink capabilities of the output amplifier can be seen in the typical characteristics. The slew rate is $1V/\mu s$ with a half-scale settling time of $8\mu s$ with the output unloaded.

SERIAL INTERFACE

The HT5320A has a three-wire serial interface ($\overline{\text{SYNC}}$, SCLK, and D_{IN}), which is compatible with SPI, QSPI, and Microwire interface standards as well as most Digital Signal Processors (DSPs). See the Serial Write Operation timing diagram for an example of a typical write sequence.

The write sequence begins by bringing the $\overline{\text{SYNC}}$ line LOW. Data from the D_{IN} line is clocked into the 16-bit shift register on the falling edge of SCLK. The serial clock frequency can be as high as 30MHz, making the HT5320A compatible with high-speed DSPs. On the 16th falling edge of the serial clock, the last data bit is clocked in and the programmed function is executed (i.e., a change in DAC register contents and/or a change in the mode of operation).

At this point, the $\overline{\text{SYNC}}$ line may be kept LOW or brought HIGH. In either case, it must be brought HIGH for a minimum of 33ns before the next write sequence so that a falling edge of $\overline{\text{SYNC}}$ can initiate the next write sequence. Since the $\overline{\text{SYNC}}$ buffer draws more current when the $\overline{\text{SYNC}}$ signal is HIGH than it does when it is LOW, $\overline{\text{SYNC}}$ should be idled LOW between write sequences for lowest power operation of the part. As mentioned above, however, it must be brought HIGH again just before the next write sequence.

INPUT SHIFT REGISTER

The input shift register is 16 bits wide, as shown in Figure 3. The first two bits are “don’t cares”. The next two bits (PD1 and PD0) are control bits that control which mode of operation the part is in (normal mode or one of three power-down modes). There is a more complete description of the various modes in the Power-Down Modes section. The next 12 bits are the data bits. These are transferred to the DAC register on the 16th falling edge of SCLK.

$\overline{\text{SYNC}}$ INTERRUPT

In a normal write sequence, the $\overline{\text{SYNC}}$ line is kept LOW for at least 16 falling edges of SCLK and the DAC is updated on the 16th falling edge. However, if $\overline{\text{SYNC}}$ is brought HIGH before the 16th falling edge, this acts as an interrupt to the




FIGURE 3. Data Input Register.




FIGURE 4. $\overline{\text{SYNC}}$ Interrupt Facility.

write sequence. The shift register is reset and the write sequence is seen as invalid. Neither an update of the DAC register contents or a change in the operating mode occurs, as shown in Figure 4.

POWER-ON RESET

The HT5320A contains a power-on reset circuit that controls the output voltage during power-up. On power-up, the DAC register is filled with zeros and the output voltage is 0V; it remains there until a valid write sequence is made to the DAC. This is useful in applications where it is important to know the state of the output of the DAC while it is in the process of powering up.

POWER-DOWN MODES

The HT5320A contains four separate modes of operation. These modes are programmable by setting two bits (PD1 and PD0) in the control register. Table I shows how the state of the bits corresponds to the mode of operation of the device.

| DB13 | DB12 | OPERATING MODE |
|------|------|--|
| 0 | 0 | Normal Operation |
| 0 | 1 | Power-Down Modes: Output 1kΩ to GND |
| 1 | 0 | Output 100kΩ to GND |
| 1 | 1 | High-Z |

TABLE I. Modes of Operation for the HT5320A.

When both bits are set to 0, the part works normally with its normal power consumption of 135μA at 5V. However, for the three power-down modes, the supply current falls to 200nA at 5V (50nA at 3V). Not only does the supply current fall, but the output stage is also internally switched from the output of the amplifier to a resistor network of known values. This has the advantage that the output impedance of the part is known while the part is in power-down mode. There are three different options. The output is connected internally to GND through a 1kΩ resistor, a 100kΩ resistor, or it is left open-circuited (High-Z). See Figure 5 for the output stage.




FIGURE 9. REF02 as Power Supply to HT5320A.

is loaded, the REF02 also needs to supply the current to the load. The total current required (with a 5kΩ load on the DAC output) is:

$$135\mu\text{A} + (5\text{V}/5\text{k}\Omega) = 1.14\text{mA}$$

The load regulation of the REF02 is typically 0.005%/mA, which results in an error of 285µV for the 1.14mA current drawn from it. This corresponds to a 0.2LSB error.

BIPOlar OPERATION USING THE HT5320A

The HT5320A has been designed for single-supply operation but a bipolar output range is also possible using the circuit in Figure 10. The circuit shown will give an output voltage range of ±5V. Rail-to-rail operation at the amplifier output is achievable using an OPA340 as the output amplifier.

The output voltage for any input code can be calculated as follows:

$$V_o = \left[V \cdot \left(\frac{D}{4096} \right) \cdot \left(\frac{R_1 + R_2}{R_1} \right) - V_{DD} \cdot \left(\frac{R_2}{R_1} \right) \right]$$

where D represents the input code in decimal (0 - 4095).

With $V_{DD} = 5\text{V}$, $R_1 = R_2 = 10\text{k}\Omega$:

$$V_o = \left(\frac{10 \cdot D}{4096} \right) - 5\text{V}$$




FIGURE 10. Bipolar Operation with the HT5320A.

This is an output voltage range of ±5V with 000_H corresponding to a -5V output and FFF_H corresponding to a +5V output.

LAYOUT

A precision analog component requires careful layout, adequate bypassing, and clean, well-regulated power supplies.


As the HT5320A offers single-supply operation, it will often be used in close proximity with digital logic, microcontrollers, microprocessors, and digital signal processors. The more digital logic present in the design and the higher the switching speed, the more difficult it will be to achieve good performance from the converter.

Due to the single ground pin of the HT5320A, all return currents, including digital and analog return currents, must flow through the GND pin. Ideally, GND would be connected directly to an analog ground plane. This plane would be separate from the ground connection for the digital components until they were connected at the power entry point of the system.

The power applied to V_{DD} should be well regulated and low noise. Switching power supplies and DC/DC converters will often have high-frequency glitches or spikes riding on the output voltage. In addition, digital components can create similar high-frequency spikes as their internal logic switches states. This noise can easily couple into the DAC output voltage through various paths between the power connections and analog output. This is particularly true for the HT5320A, as the power supply is also the reference voltage for the DAC.

As with the GND connection, V_{DD} should be connected to a +5V power supply plane or trace that is separate from the connection for digital logic until they are connected at the power entry point. In addition, the 1µF to 10µF and 0.1µF bypass capacitors are strongly recommended. In some situations, additional bypassing may be required, such as a 100µF electrolytic capacitor or even a “Pi” filter made up of inductors and capacitors—all designed to essentially low-pass filter the +5V supply, removing the high-frequency noise.


SOT23-6



- NOTES:
- All linear dimensions are in millimeters.
 - This drawing is subject to change without notice.
 - Body dimensions do not include mold flash or protrusion.
 - Leads 1, 2, 3 may be wider than leads 4, 5, 6 for package orientation.

Package Outline Dimensions

MSOP-8



| Symbol | Dimensions In Millimeters | | Dimensions In Inches | |
|--------|---------------------------|-------|----------------------|-------|
| | Min | Max | Min | Max |
| A | 0.820 | 1.100 | 0.032 | 0.043 |
| A1 | 0.020 | 0.150 | 0.001 | 0.006 |
| A2 | 0.750 | 0.950 | 0.030 | 0.037 |
| b | 0.250 | 0.380 | 0.010 | 0.015 |
| c | 0.090 | 0.230 | 0.004 | 0.009 |
| D | 2.900 | 3.100 | 0.114 | 0.122 |
| e | 0.650(BSC) | | 0.026(BSC) | |
| E | 2.900 | 3.100 | 0.114 | 0.122 |
| E1 | 4.750 | 5.050 | 0.187 | 0.199 |
| L | 0.400 | 0.800 | 0.016 | 0.031 |
| theta | 0° | 6° | 0° | 6° |