

20-Bit Delta Sigma A/D + LCD Flash MCU

HT67F5640

Revision: V1.20 Date: December 14, 2016

www.holtek.com



Table of Contents

Features	
CPU Features Peripheral Features	
General Description	
Block Diagram	
Pin Assignment	
Pin Description	10
Absolute Maximum Ratings	14
D.C. Characteristics	14
A.C. Characteristics	17
LDO + PGA + ADC + VCM Electrical Characteristics	
Effective Number of Bits (ENOB)	19
Comparator Electrical Characteristics	20
LCD Electrical Characteristics	
Power-on Reset Characteristics	20
System Architecture	
Clocking and Pipelining	
Program Counter	22
Stack	
Arithmetic and Logic Unit – ALU	
Flash Program Memory	
Structure	
Special Vectors	
Look-up Table Table Program Example	
In Circuit Programming – ICP	
On Chip Debug Support – OCDS	
RAM Data Memory	
Structure	
Special Function Register Description	29
Indirect Addressing Registers – IAR0, IAR1	
Memory Pointers – MP0, MP1	
Bank Pointer – BP	
Accumulator – ACC	
Program Counter Low Register – PCL Look-up Table Registers – TBLP, TBHP, TBLH	
Status Register – STATUS	
	• • • •



EEPROM Data memory	
EEPROM Data Memory Structure	
EEPROM Registers	
Reading Data from the EEPROM	
Writing Data to the EEPROM	
Write Protection	
EEPROM Interrupt	
Programming Considerations	
Oscillator	
Oscillator Overview	
System Clock Configurations	
External Crystal/Ceramic Oscillator – HXT	
Internal RC Oscillator – HIRC	
Internal 32kHz Oscillator – LIRC	39
External 32.768kHz Crystal Oscillator – LXT	39
LXT Oscillator Low Power Function	
Supplementary Oscillators	
Operating Modes and System Clocks	41
System Clocks	
System Operation Modes	
Control Register	
Fast Wake-up	
Operating Mode Switching	
Standby Current Considerations	51
Wake-up	51
Programming Considerations	52
Watchdog Timer	
Watchdog Timer Clock Source	
Watchdog Timer Control Register	
Watchdog Timer Operation	
Reset and Initialisation	55
Reset Functions	
Reset Initial Conditions	
Input/Output Ports I/O Register List	
Pull-high Resistors	
Port A Wake-up	
I/O Port Control Registers	
I/O Pin Structures	
Programming Considerations	



Introduction
TM Clock Source
TM Interrupts67
TM External Pins67
TM Input/Output Pin Control Registers
Programming Considerations
Compact Type TM – CTM
Compact TM Operation
Compact Type TM Register Description71
Compact Type TM Operating Modes75
Periodic Type TM – PTM
Periodic TM Operation
Periodic Type TM Register Description
Periodic Type TM Operating Modes
Internal Power Supply
Analog to Digital Converter – ADC
A/D Data Rate Definition
A/D Overview
A/D Converter Register Description
Programmable Gain Amplifier – PGA
A/D Converter Data Registers – ADRL, ADRM, ADRH
A/D Converter Control Registers – ADCR0, ADCR1, ADCS
A/D Operation
Summary of A/D Conversion Steps
Programming Considerations
A/D Transfer Function
A/D Converted Data
A/D Converted data to voltage
A/D Programming Example
Temperature sensor
Comparators
Comparator Operation
Comparator Register
Comparator Interrupt
Programming Considerations
Serial Interface Module – SIM
SPI Interface
SPI Interface Operation
SPI Registers
SPI Communication
I ² C Interface

I ² C Interface Operation	117
I ² C Registers	118
I ² C Bus Communication	
I ² C Bus Start Signal	123
Slave Address	123
I ² C Bus Read/Write Signal	123
I ² C Bus Slave Address Acknowledge Signal	123
I ² C Bus Data and Acknowledge Signal	
I ² C Time Out function	125
I ² C Time Out operation	125
UART Module Serial Interface with IR Carrier	127
UART Module features	
UART Module Overview	
UART external pin interfacing	
UART data transfer scheme	
UART status and control registers	
Baud Rate Generator	
UART Setup and Control	
Managing receiver errors	
UART Module Interrupt Structure	
Address detect mode	
	140
UART Module Power Down and Wake-up	
UART Module Power Down and Wake-up IR Modulation Interface	
IR Modulation Interface	
·	142 143
IR Modulation Interface	
IR Modulation Interface Interrupts Interrupt Registers	
IR Modulation Interface Interrupts Interrupt Registers Interrupt Operation	
IR Modulation Interface	



LCD Driver	
LCD Display Memory	
Clock Source	
LCD Registers	
LCD Driver Output	
LCD Waveform Timing Diagrams	
Programming Considerations	
Configuration Option	
Application Circuit	
Instruction Set	
Introduction	
Instruction Timing	
Moving and Transferring Data	
Arithmetic Operations	
Logical and Rotate Operation	
Branches and Control Transfer	
Bit Operations	
Table Read Operations	
Other Operations	
Instruction Set Summary	
Table Conventions	
Instruction Definition	
Package Information	
64-pin LQFP (7mm×7mm) Outline Dimensions	



Features

CPU Features

- Operating voltage: f_{SYS}=8MHz: 2.2V~5.5V f_{SYS}=12MHz: 2.7V~5.5V f_{SYS}=16MHz: 3.3V~5.5V f_{SYS}=20MHz: 4.5V~5.5V
- Up to 0.2 μs instruction cycle with 20MHz system clock at $V_{\text{DD}}{=}5V$
- Power down and wake-up functions to reduce power consumption
- Four oscillators: External Crystal – HXT External 32.768kHz Crystal – LXT Internal RC – HIRC Internal 32kHz RC – LIRC
- Multi-mode operation: NORMAL, SLOW, IDLE and SLEEP
- Fully integrated internal 4.9152MHz, 4.9152×2MHz and 4.9152×3MHz oscillator requires no external components
- All instructions executed in one or two instruction cycles
- Table read instructions
- 63 powerful instructions
- 8-level subroutine nesting
- Bit manipulation instruction

Peripheral Features

- Flash Program Memory: 4K×16
- RAM Data Memory: 256×8
- True EEPROM Memory: 64×8
- Watchdog Timer function
- LCD COM driver with 1/3 bias
- 41 bidirectional I/O lines
- Dual pin-shared external interrupts
- Multiple Timer Module for time measure, input capture, compare match output, PWM output or single pulse output function
- · Dual Time-Base functions for generation of fixed time interrupt signals
- 2 differential and 4 single-end channels 20-bit resolution Delta Sigma A/D converter
- Low voltage reset function
- Low voltage detect function
- Internal LDO for PGA, ADC or external sensor power supply
- Serial Interfaces Module SIM for SPI or $I^2\!C$
- UART with IR carrier
- Two comparators
- Flash program memory can be re-programmed up to 100,000 times
- Flash program memory data retention > 10 years
- True EEPROM data memory can be re-programmed up to 1,000,000 times
- True EEPROM data memory data retention > 10 years
- Package type: 64-pin LQFP




General Description

The device is a Flash Memory A/D type 8-bit high performance RISC architecture microcontroller with multi-channel 20-bit Delta Sigma A/D converter, designed for applications that interface directly to analog signals and which require the low noise and high accuracy analog to digital converter. Offering users the convenience of Flash Memory multi-programming features, this device also includes a wide range of functions and features. Other memory includes an area of RAM Data Memory as well as an area of true EEPROM memory for storage of non-volatile data such as serial numbers, calibration data etc.

Analog features include a multi-channel with 20-bit Delta Sigma A/D converter and programmable gain amplifier (PGA) functions. An extremely flexible Timer Module provides timing, pulse generation and PWM generation functions. In addition, internal LDO function provides various power options to the internal and external devices. Protective features such as an internal Watchdog Timer, Low Voltage Reset and Low Voltage Detector coupled with excellent noise immunity and ESD protection ensure that reliable operation is maintained in hostile electrical environments.

A full choice of HXT, LXT, HIRC and LIRC oscillator functions are provided including a fully integrated system oscillator which requires no external components for its implementation. The ability to operate and switch dynamically between a range of operating modes using different clock sources gives users the ability to optimise microcontroller operation and minimise power consumption.


The inclusion of flexible I/O programming features, Time-Base functions along with many other features ensure that the device will find excellent use in applications such as weight scales, electronic metering, environmental monitoring, handheld instruments, household appliances, electronically controlled tools, motor driving in addition to many others.



Block Diagram



Pin Assignment





Pin Description

confi	configured is contained in other sections of the datasheet.						
Pin Name	Function	OPT	I/T	O/T	Descriptions		
	PA0	PAPU PAWU	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up.		
PA0/SEG8/	SEG8	LCD2	_	CMOS	LCD Segment output		
ICPDA/OCDSDA	ICPDA	_	ST	CMOS	ICP address/data		
	OCDSDA		ST	CMOS	OCDS address/data, for EV chip only.		
PA1/SEG10	PA1	PAPU PAWU	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up.		
	SEG10	LCD2	_	CMOS	LCD Segment output		
	PA2	PAPU PAWU	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up.		
PA2/SEG9/	SEG9	LCD2	_	CMOS	LCD Segment output		
ICPCK/OCDSCK	ICPCK		ST	—	ICP clock		
	OCDSCK	_	ST	_	OCDS clock, for EV chip only.		
PA3/SEG11	PA3	PAPU PAWU	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up.		
	SEG11	LCD2	_	CMOS	LCD Segment output		
PA4/SEG12	PA4	PAPU PAWU	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up.		
	SEG12	LCD2	_	CMOS	LCD Segment output		
PA5/SEG13	PA5	PAPU PAWU	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up.		
	SEG13	LCD2	_	CMOS	LCD Segment output		
PA6/SEG14	PA6	PAPU PAWU	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up.		
	SEG14	LCD2	_	CMOS	LCD Segment output		
PA7/SEG15	PA7	PAPU PAWU	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up.		
	SEG15	LCD2		CMOS	LCD Segment output		
PB0	PB0	PBPU	ST	CMOS	General purpose I/O. Register enabled pull-up.		
PB1/OSC1	PB1	PBPU	ST	CMOS	General purpose I/O. Register enabled pull-up.		
	OSC1	СО	НХТ	—	HXT Oscillator input		
	PB2	PBPU	ST	CMOS	General purpose I/O. Register enabled pull-up.		
PB2/OSC2	OSC2	CO	_	HXT	HXT Oscillator output		
	PB3	PBPU	ST	CMOS	General purpose I/O. Register enabled pull-up.		
PB3/XT1	XT1	CO	LXT	_	LXT Oscillator input		
	PB4	PBPU	ST	CMOS	General purpose I/O. Register enabled pull-up.		
PB4/XT2	XT2	CO	_	LXT	LXT Oscillator output		
			1		1		

The function of each pin is listed in the following table, however the details behind how each pin is configured is contained in other sections of the datasheet.



Pin Name	Function	ΟΡΤ	I/T	O/T	Descriptions
	PB5	PBPU	ST	CMOS	General purpose I/O. Register enabled pull-up.
PB5/TP0_0/C1P	TP0_0	CTRL0 TM0C0	ST	CMOS	TM0 input/output
	C1P	CP1C	AN	_	Comparator 1 postive input
	PB6	PBPU	ST	CMOS	General purpose I/O. Register enabled pull-up.
PB6/INT0/C0P	INT0		ST	_	External Interrupt 0 input
	C0P	CP0C	AN	_	Comparator 0 postive input
	PB7	PBPU	ST	CMOS	General purpose I/O. Register enabled pull-up.
PB7/INT1/C0N	INT1		ST	_	External Interrupt 1 input
	C0N	CP0C	AN	_	Comparator 0 negtive input
	PC0	PCPU	ST	CMOS	General purpose I/O. Register enabled pull-up.
PC0/COM0	COM0	LCD4		CMOS	LCD Common output
	PC1	PCPU	ST	CMOS	General purpose I/O. Register enabled pull-up.
PC1/COM1 COM1		LCD4		CMOS	LCD Common output
D02/00M2	PC2	PCPU	ST	CMOS	General purpose I/O. Register enabled pull-up.
PC2/COM2	COM2	LCD4	_	CMOS	LCD Common output
D02/00M2	PC3	PCPU	ST	CMOS	General purpose I/O. Register enabled pull-up.
PC3/COM3	COM3	LCD4	_	CMOS	LCD Common output
	PC4	PCPU	ST	CMOS	General purpose I/O. Register enabled pull-up.
PC4/RX/SEG27	RX	—	ST	_	UART receiver pin
	SEG27	LCD4	_	CMOS	LCD Segment output
	PC5	PCPU	ST	CMOS	General purpose I/O. Register enabled pull-up.
PC5/TX/SEG26	ТХ	_		CMOS	UART transceiver pin
	SEG26	LCD4		CMOS	LCD Segment output
	PC6	PCPU	ST	CMOS	General purpose I/O. Register enabled pull-up.
PC6/C0OUT/ SEG25	COOUT	CP0C		CMOS	Comparator 0 output pin
	SEG25	LCD4		CMOS	LCD Segment output
	PC7	PCPU	ST	CMOS	General purpose I/O. Register enabled pull-up.
PC7/C1OUT/ SEG24	C1OUT	CP1C		CMOS	Comparator 1 output pin
-	SEG24	LCD4		CMOS	LCD Segment output
	PD0	PDPU	ST	CMOS	General purpose I/O. Register enabled pull-up.
PD0/SEG16	SEG16	LCD3		CMOS	LCD Segment output
	PD1	PDPU	ST	CMOS	General purpose I/O. Register enabled pull-up.
PD1/SEG17	SEG17	LCD3	_	CMOS	LCD Segment output



Pin Name	Function	ОРТ	I/T	0/Т	Descriptions
PD2/SEG18	PD2	PDPU	ST	CMOS	General purpose I/O. Register enabled pull-up.
SEG18		LCD3	—	CMOS	LCD Segment output
PD3		PDPU	ST	CMOS	General purpose I/O. Register enabled pull-up.
PD3/SEG19	SEG19	LCD3	—	CMOS	LCD Segment output
PD4/SEG20	PD4	PDPU	ST	CMOS	General purpose I/O. Register enabled pull-up.
PD4/SEG20	SEG20	LCD3	—	CMOS	LCD Segment output
PD5/SEG21	PD5	PDPU	ST	CMOS	General purpose I/O. Register enabled pull-up.
PD5/SEG21	SEG21	LCD3	—	CMOS	LCD Segment output
PD6/SEG22	PD6	PDPU	ST	CMOS	General purpose I/O. Register enabled pull-up.
PD0/SEG22	SEG22	LCD3	_	CMOS	LCD Segment output
PD7/SEG23	PD7	PDPU	ST	CMOS	General purpose I/O. Register enabled pull-up.
PD7/SEG23	SEG23	LCD3	_	CMOS	LCD Segment output
	PE0	PEPU	ST	CMOS	General purpose I/O. Register enabled pull-up.
	TP0_1	CTRL0 TM0C0	ST	CMOS	TM0 input/output
PE0/TP0_1/ SCK/SCL/SEG0	SCK	SIMC2	ST	CMOS	SPI serial clock
	SCL	SIMC0	ST	CMOS	I ² C clock line
	SEG0	LCD1	—	CMOS	LCD Segment output
	PE1	PEPU	ST	CMOS	General purpose I/O. Register enabled pull-up.
PE1/TCK0/	TCK0	—	ST	—	TM0 clock input
SCS/SEG1	SCS	SIMC2	ST	CMOS	SPI slave select pin
	SEG1	LCD1	_	CMOS	LCD Segment output
	PE2	PEPU	ST	CMOS	General purpose I/O. Register enabled pull-up.
PE2/TP1_0/	TP1_0	CTRL0 PTM1C0	ST	CMOS	TM1 input/output
SDO/SEG2	SDO	SIMC2	—	CMOS	SPI serial data output
	SEG2	LCD1	—	CMOS	LCD Segment output
	PE3	PEPU	ST	CMOS	General purpose I/O. Register enabled pull-up.
PE3/TP1 1/	TP1_1	CTRL0 PTM1C0	ST	CMOS	TM1 input/output
SDI/SDA/SEG3	SDI	SIMC2	ST	—	SPI serial data input
	SDA	SIMC0	ST	CMOS	I ² C data line
	SEG3	LCD1	—	CMOS	LCD Segment output
	PE4	PEPU	ST	CMOS	General purpose I/O. Register enabled pull-up.
PE4/TCK1/SEG4	TCK1	—	ST	_	TM1 clock input
	SEG4	LCD1	—	CMOS	LCD Segment output



Pin Name	Function	ΟΡΤ	I/T	O/T	Descriptions
	PE5	PEPU	ST	CMOS	General purpose I/O. Register enabled pull-up.
PE5/TP2_0/SEG5	TP2_0	CTRL0 PTM2C0	ST	CMOS	TM2 input/output
	SEG5	LCD1	—	CMOS	LCD Segment output
	PE6	PEPU	ST	CMOS	General purpose I/O. Register enabled pull-up.
PE6/TP2_1/SEG6	TP2_1	CTRL0 PTM2C0	ST	CMOS	TM2 input/output
	SEG6	LCD1	—	CMOS	LCD Segment output
	PE7	PEPU	ST	CMOS	General purpose I/O. Register enabled pull-up.
PE7/TCK2/SEG7	TCK2	—	ST	—	TM2 clock input
	SEG7	LCD1	_	CMOS	LCD Segment output
	PF0	PFPU	ST	CMOS	General purpose I/O. Register enabled pull-up.
PF0/C1N C1N		CP1C	AN	_	Comparator 1 negtive input
AN0~AN7	ANn	_	AN	_	A/D input pin
VERFP	VERFP		PWR	_	ADC positive reference input
VERFN	VERFN		PWR	_	ADC negative reference input
VCM	VCM		_	PWR	ADC internal Common mode voltage output
V1, V2	V1, V2		_	_	LCD voltage pump.
C1, C2	C1, C2		_	_	LCD voltage pump.
VDD/VIN	VDD		PWR	_	Digital Power supply
	VIN		PWR	_	LDO input pin
	AVDD	_	PWR		Analog power supply
AVDD/VOUT	VOUT		_	PWR	LDO output pin
AVSS	AVSS		PWR	_	Analog Ground
VSS	VSS	_	PWR	_	Digital Ground

Note: I/T: Input type

O/T: Output type

OP: Optional by configuration option (CO) or register option

PWR: Power

CO: Configuration option

ST: Schmitt Trigger input

CMOS: CMOS output

AN: Analog input pin

HXT: High frequency crystal oscillator

LXT: Low frequency crystal oscillator



Absolute Maximum Ratings

Supply Voltage	V_{SS} -0.3V to V_{SS} +6.0V
Input Voltage	V_{SS} -0.3V to V_{DD} +0.3V
Storage Temperature	50°C to 150°C
Operating Temperature	-40°C to 85°C
I _{OH} Total	100mA
IoL Total	
Total Power Dissipation	

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.

D.C. Characteristics

		Test Conditions					
Symbol Parameter		V _{DD} Conditions		Min.	Тур.	Max.	Unit
			f _{SYS} =8MHz	2.2	_	5.5	V
V _{DD1} Operating Voltage (HXT)		f _{SYS} =12MHz	2.7		5.5	V	
	_	f _{SYS} =16MHz	3.3		5.5	V	
			f _{SYS} =20MHz	4.5		5.5	V
V _{DD2}	Operating Voltage (HIRC)	-	f _{SYS} =4.9152MHz	2.2	_	5.5	V
		3V	No load, f _H =8MHz, LDO, LCD,		1.0	1.5	mA
	5V	ADC off, WDT enable	_	2.5	4	mA	
	3V	No load, f _H =10MHz, LDO, LCD, ADC off, WDT enable		1.2	2.0	mA	
	5V		—	2.8	4.5	mA	
	Operating Current (HXT, f _{SYS} =f _H ,	3V	No load, f _H =12MHz, LDO, LCD,		1.5	2.5	mA
IUUT	fs=fsub=fLXT Or fLIRC)		_	3.5	5.5	mA	
	,	3.3V	No load, f _H =16MHz, LDO, LCD,		2.0	3.0	mA
		5V	ADC off, WDT enable		4.5	7.0	mA
		5V	No load, f_H =20MHz, LDO, LCD, ADC off, WDT enable	_	5.5	8.5	mA
		3V	No load, f _H =4.9152MHz, LDO,	_	0.7	1.2	mA
		5V	LCD, ADC off, WDT enable		1.5	2.5	mA
I	Operating Current	3V	No load, f _H =4.9152×2MHz, LDO,	—	1.2	2.0	mA
DD2	(HIRC, f _{SYS} =f _H , f _S =f _{SUB} =f _{LXT} or f _{LIRC})	5V	LCD, ADC off, WDT enable		2.8	4.5	mA
		3V	No load, f _H =4.9152×3MHz, LDO,	—	1.8	3.0	mA
	5V	LCD, ADC off, WDT enable		4.0	6.0	mA	

Ta=25°C



		Test Conditions		Min.	-		
Symbol	I Parameter		V _{DD} Conditions		Тур.	Max.	Unit
	3V	No load, f _H =12MHz, f _L =f _H /2,	_	0.9	1.5	mA	
		5V	ADC off, WDT enable	_	2.1	3.3	mA
		3V	No load, f _H =12MHz, f _L =f _H /4, LDO, LCD, ADC off,		0.6	1.0	mA
	5V	WDT enable	_	1.6	2.5	mA	
		3V	No load, f _H =12MHz, f _L =f _H /8, LDO, LCD, ADC off, WDT	_	0.48	0.8	mA
I	Operating Current (HXT, f _{SYS} =f _{SUB} ,	5V	enable	_	1.2	2.0	mA
DD3	f _s =f _{sub} =f _{LXT} or f _{LIRC})	3V	No load, f _H =12MHz, f _L =f _H /16,		0.42	0.7	mA
		5V	LDO, ADC off, WDT enable		1.1	1.7	mA
		3V	No load, f _H =12MHz, f _L =f _H /32, LDO, LCD, ADC off,		0.38	0.6	mA
		5V	WDT enable		1.0	1.5	mA
		3V	No load, f _H =12MHz, f _L =f _H /64, LDO, LCD, ADC off,		0.36	0.55	mA
		5V	WDT enable	_	1.0	1.5	mA
		3V	No load, LDO, LCD, ADC off,		10	20	μA
I _{DD4}	Operating Current (LXT, f _{SYS} =f _{SUB} =f _{LXT} ,	5V	WDT enable, LXTLP=0		30	50	μA
IDD4	fs=f _{SUB} =f _{LXT})	3V	No load, LDO, LCD, ADC off,		10	20	μA
	,	5V	WDT enable, LXTLP=1		30	50	μA
IDD5	Operating Current (LIRC, fsys=fsub=fLIRC,	3V	No load, LDO, LCD, ADC off,		10	20	μA
1005	fs=fsub=fLIRC)	5V	WDT enable	_	30	50	μA
	Operating Current (LXT+LIRC, fsys=fsub=fLXT,	3V	No load, LDO, LCD, ADC off,		10	20	μA
IDD6	$f_{s}=f_{sub}=f_{LIRC}$	5V	WDT enable, LXTLP=0	_	30	50	μA
I _{STB1}	Standby Current (Idle) (HXT, fsys=fH, fs=fsuB=fLXT or	3V	No load, system HALT, LDO,	_	0.6	1.0	mA
ISTB1	flirc)	5V	LCD, ADC off, WDT enable, f _{SYS} =12MHz	_	1.2	2.0	mA
	Standby Current (Idle)	3V	No load, system HALT, LDO, LCD, ADC off, WDT enable,	_	1.3	3.0	μA
STB2	(HXT, f _{sys} =off, f _s =T1)	5V	f _{sys} =12MHz	_	2.2	5.0	μA
	Standby Current (Idle)	3V	No load, system HALT, LDO,	_	1.3	3.0	μA
STB3	(HXT, f_{SYS} =off, $f_{S}=f_{SUB}=f_{LXT}$ or f_{LIRC})	5V	LCD, ADC off, WDT enable, fsys=12MHz	_	2.2	5.0	μA
	Standby Current (Idle)	3V	No load, system HALT, LDO,	_	1.3	3.0	μA
ISTB4	(HIRC, f_{SYS} =off, $f_{S}=f_{SUB}=f_{LIRC}$)	5V	LCD, ADC off, WDT enable, f _{sys} =4.9152×3MHz	_	2.2	5.0	μA
	Standby Current (Idle)	3V	No load, system HALT, LDO,	_	0.34	0.6	mA
STB5	(HXT, $f_{SYS}=f_{SUB}$, $f_{S}=f_{SUB}=f_{LXT}$ or f_{LIRC})	5V	LCD, ADC off, WDT enable, f _{sys} =12MHz/64	—	0.85	1.2	mA
I	Standby Current (Idle)	3V	No load, system HALT, LDO,	_	1.3	3.0	μA
I _{STB6}	(HXT, f_{SYS} =Off, f_{S} = f_{SUB} = f_{LXT} or f_{LIRC})	5V	LCD, ADC off, WDT enable, f _{SYS} =12MHz/64	_	2.2	5.0	μA
1	Standby Current (Idle)	3V	No load, system HALT, LDO,	-	1.9	4.0	μA
I _{STB7}	$(LXT, f_{SYS}=f_{SUB}=f_{LXT}, f_{S}=f_{SUB}=f_{LXT})$	5V	LCD, ADC off, WDT enable, f _{sys} =32768Hz	_	3.3	7.0	μA
	Standby Current (Idle)	3V	No load, system HALT, LDO,	-	1.3	3.0	μA
STB8	(LXT, f_{SYS} =off, f_{S} =T1)		LCD, ADC off, WDT enable, fsys=32768Hz	_	2.2	5.0	μA



Our land	Deveryorter		Test Conditions	N.C.	T	Maria	11-11
Symbol	Parameter	VDD	Conditions	Min.	Тур.	Max.	Unit
	Standby Current (Idle)	3V	No load, system HALT, LDO,	_	1.3	3.0	μA
ISTB9	(LXT, f _{SYS} =off, f _S =f _{SUB} =f _{LXT})	5V	LCD, ADC off, WDT enable, f _{sys} =32768Hz	_	2.2	5.0	μA
	Standby Current (Idle)	3V	No load, system HALT, LDO,	_	1.3	3.0	μA
STB10	(LIRC, f_{SYS} =off, $f_{S}=f_{SUB}=f_{LIRC}$)	5V	LCD, ADC off, WDT enable, fsys=32kHz	_	2.2	5.0	μA
	Standby Current (Idle)	3V	No load, system HALT, LDO,	_	1.3	3.0	μA
I _{STB11}	(LXT, f _{SYS} =Off, f _S =f _{SUB} =f _{LIRC})	5V	LCD, ADC off, WDT enable, fsys=32768Hz	_	2.2	5.0	μΑ
	Standby Current (Sleep)	3V	No load, system HALT, LDO,		0.1	1	μΑ
STB12	(HXT, f _{SYS} =off, f _S =f _{SUB} =f _{LXT} or f _{LIRC})	5V	LCD, ADC off, WDT disable, fsys=12MHz	_	0.3	2	μA
	,	3V	No load, system HALT, LDO,	<u> </u>	1.3	5	μA
I _{STB13}	Standby Current (Sleep) (HXT, f _{SYS} =off, f _S =f _{SUB} =f _{LXT})	5V	LCD, ADC off, WDT enable,		2.2	10	μΑ
		3V	f _{SYS} =12MHz No load, system HALT,		1.3	5	
I _{STB14}	Standby Current (Sleep) (HXT, f _{SYS} =off, f _S =f _{SUB} =f _{LIRC})		LDO, ADC off, WDT enable,				μΑ
		5V	f _{SYS} =12MHz	-	2.2	10	μA
I _{STB15}	Standby Current (Sleep) (LXT, f _{SYS} =off, f _S =f _{SUB} =f _{LXT} or	3V	No load, system HALT, LDO, LCD, ADC off, WDT disable,		0.1	1	μA
	f _{LIRC})	5V	f _{sys} =32768Hz	-	0.3	2	μA
I _{STB16}	Standby Current (Sleep)	3V	No load, system HALT, LDO, ADC off, WDT enable,		1.3	3.0	μA
	(LXT, f _{SYS} =off, f _S =f _{SUB} =f _{LXT})		f _{SYS} =32768Hz		2.2	5.0	μA
I _{STB17}	Standby Current (Sleep) (HXT, f_{SYS} =off, f_{S} = f_{SUB} = f_{LXT} or f_{LIRC})	_	No load, system HALT, LDO, LCD, ADC off, WDT disable, f _{SYS} =12MHz, LVR enable and LVDEN=1	_	90	120	μA
	Input Low Voltage for I/O	_	_	0	_	0.2V _{DD}	V
Vil	Ports, TCKn, TPn_0, TPn_1 and INTn	5V	_	0	_	1.5	V
	Input High Voltage for I/O	_	_	0.8V _{DD}	_	V _{DD}	V
Vih	Ports, TCKn, TPn_0, TPn_1 and INTn	5V	_	3.5	_	5	V
			LVR enable, 2.1V option		2.1		V
V _{LVR}	Low Voltage Reset Voltage	_	LVR enable, 2.55V option	-5%	2.55	+5%	V
VLVR	Low voltage reset voltage		LVR enable, 3.15V option	070	3.15	.070	V
			LVR enable, 3.8V option		3.8		V
ILVR	Low Voltage Reset Current	_	LVR enable, LVDEN=0	<u> </u>	60	90	μA
			LVDEN=1, V _{LVD} =2.0V	-	2.0		V
			LVDEN=1, V _{LVD} =2.2V	_	2.2		V
			LVDEN=1, V _{LVD} =2.4V	4	2.4		V
Vlvd	Low Voltage Detector Voltage		LVDEN=1, V _{LVD} =2.7V	-5%	2.7	+5%	V
• LVD	Lott voltage Deletitor voltage		LVDEN=1, V _{LVD} =3.0V	570	3.0		V
			LVDEN=1, V _{LVD} =3.3V		3.3		V
			LVDEN=1, V _{LVD} =3.6V		3.6		V
			LVDEN=1, V _{LVD} =4.0V		4.0		V
	Low Voltago Detector Current		LVR disable, LVDEN=1		75	120	μA
LVD	Low Voltage Detector Current	_	LVR enable, LVDEN=1		90	150	μA



Symbol	Parameter		Test Conditions	Min	Turn	Max	Unit
Symbol	Parameter	VDD	Conditions	Min.	Тур.	Max.	Unit
	IoL1 I/O Port Sink Current (PA~PF)	_	V _{DD} =3V, V _{OL} =0.1V _{DD}	4	8	—	mA
IOL1		_	V _{DD} =5V, V _{OL} =0.1V _{DD}	10	20	_	mA
	I/O Port Source Current	_	V _{DD} =3V, V _{OH} =0.9V _{DD}	-2	-4	—	mA
I _{OH1} (PA~PF	(PA~PF)	_	V _{DD} =5V, V _{OH} =0.9V _{DD}	-5	-10	_	mA
	LCD Sink Current	_	V _{LCD} =3V, V _{OL} =0.1V _{LCD}	210	420	_	μA
I _{OL2}	(PA, PC, PD, PE)	_	V_{LCD} =5V, V_{OL} =0.1 V_{LCD}	350	700	—	μA
	LCD Source Current	_	V _{LCD} =3V, V _{OH} =0.9V _{LCD}	-80	-160	_	μA
Он2	(PA, PC, PD, PE)	_	V _{LCD} =5V, V _{OH} =0.9V _{LCD}	-180	-360		μA
_	Pull-high Resistance of I/O	3V	_	20	60	100	kΩ
Rou I	Ports	5V	—	10	30	50	kΩ

A.C. Characteristics

	_	Test	Conditions				
Symbol	Parameter	V _{DD}	Conditions	Min.	Тур.	Max.	Unit
		2.2V~5.5V		0.4	_	8	MHz
£	Sustan Clask (LIXT)	2.7V~5.5V		0.4	_	12	MHz
f _{SYS1}	System Clock (HXT)	3.3V~5.5V		0.4	_	16	MHz
		4.5V~5.5V		0.4	_	20	MHz
f _{SYS2}	System Clock (HIRC)	5V	Ta=25°C	-2%	4.9152×2	+2%	MHz
f _{SYS3}	System Clock (LXT)	_	—	-	32768	—	Hz
£	System Cleak (LIDC)	5V	Ta=25°C	-10%	32	+10%	kHz
f _{LIRC}	System Clock (LIRC)	2.2V~5.5V	Ta=-40°C~85°C	-50%	32	+60%	kHz
		_	fsys=HXT or LXT	-	1024	_	t _{sys}
t _{sst}	System Start-up Timer Period (Wake- up from HALT)		f _{sys} =HIRC	-	16	—	
			fsys=LIRC	-	1~2	_	
	System Reset Delay Time (Power On Reset)	_	_	25	50	100	ms
t RSTD	System Reset Delay Time (Any Reset except Power On Reset)	_	_	8.3	16.7	33.3	ms
t _{INT}	Interrupt Pulse Width	_	_	10	_	_	μs
t _{LVR}	Low Voltage Width to Reset	_	—	120	240	480	μs
t _{LVD}	Low Voltage Width to Interrupt	_	_	60	120	240	μs
		_	For LVR enable, LVD off→on	_	_	15	μs
t _{LVDS}	LVDO Stable Time	_	For LVR disable, LVD off→on	_	-	150	μs
teerd	EEPROM Read Time	-	_	-	_	4	tsys
teewr	EEPROM Write Timet	_	—	1	2	4	ms
t _{TIMER}	TCKn and Timer Capture Input Pulse Width	_	_	0.3	_	_	μs

Note: $t_{SYS} = 1/f_{SYS}$



LDO + PGA + ADC + VCM Electrical Characteristics

			Test Conditions		_		Unit
Symbol	Parameter	VDD	Conditions	Min.	Тур.	Max.	Unit
V _{IN}	LDO Supply Voltage			2.7	_	5.5	V
IVOREG	LDO Operating Current	_	No load, LDOVS[1:0]=00	_	135	150	μA
			LDOVS[1:0]=00		2.5		
	LDO Output Voltage		LDOVS[1:0]=01		2.6		
	$(I_L=0.1 \text{mA}, V_{IN}>V_{OREG}+0.2 \text{V})$	_	LDOVS[1:0]=10	-5%	2.9	+5%	V
			LDOVS[1:0]=11		3.3		
		_	LDOVS[1:0]=00	_		100	
Voreg	Dropout Voltage		LDOVS[1:0]=01	_		130	1
	(I _L =10mA)	_	LDOVS[1:0]=10	_	_	180	mV
		_	LDOVS[1:0]=11	_	_	200	1
	Temperature Drift LDOVS[1:0]=00b		Ta=-40°C~85°C		_	30	Ppm/°0
	V _{OREG} Voltage Drift I _L =100µA		V _{DD} =2.7V~5.5V	-0.3		+0.3	%/V
ΔV_{LOAD}	Load Regulation	2.7V	Load =0mA~10mA, MCU HALT, LDO=2.5V, LDO enable, Other function disable	_	25	50	mV
	V _{CM} Output Voltage		No load	-5%	1.2	+5%	V
			I∟=200μA	0.98	—	1.02	V
V _{CM}	Temperature Drift		I∟=10μA, Ta=-40°C~85°C	_	—	100	Ppm/°0
	V _{DDA} Voltage Drift		No load, V _{DDA} =2.5V~3.3V	_	100	_	μV/V
t _{VCM}	V _{CM} Turn on Stable Time		_	10	_	_	ms
ICMSRC	V _{CM} Source Current	_	V _{см} drop 2% of V _{см}	1	_	_	mA
Смалк	V _{CM} Sink Current	_	V _{CM} raise 2% of V _{CM}	1	_	_	mA
ADC & AD	C internal reference Voltage (Delta	Sigma	ADC)				
AV _{DD}	Supply Voltage for VCM, ADC, PGA	_	_	2.5	_	3.3	V
			VCM enable, VRBUFP=1, VRBUFN=1	_		750	
I _{CM} +I _{PGA} +I _{ADC}	Operating Current for VCM, PGA and ADC	_	VCM enable, VRBUFP=0, VRBUFN=0		450	675	μA
			VCM disable, VRBUFP=0, VRBUFN=0	_	378	450	
I _{ADSTB}	Standby Current	_	System HALT, No load	_		1	μA
RSAD	ADC Resolution	—	—	_	_	20	Bit
NNFC	Noise Free Code	_	PGA Gain=128 Data Rate=12.5Hz	_	14.9	_	Bit
ENOB	Effective Number of Bits	_	PGA Gain=128 Data Rate=12.5Hz	_	17.6	_	Bit
f _{AD}	A/D Clock Frequency (f _{MCLK})	_	_	_	4.9152	_	MHz
			f _{MCLK} = 4.9152MHz FLMS[2:0]=000, ADC CLK=MCLK/30	5	_	640	. U-
f _{ADO}	ADO ADC Output Data Rate		f _{MCLK} = 4.9152MHz FLMS[2:0]=010, ADC CLK=MCLK/12	12.5	_	1600	Hz
V _{REF+}			VREFS=1, VRBUFP=0,	0.96	1.2	2.2	
V _{REF-}	Reference Input Voltage		VRBUFN=0	0	0	1.0	V
VREF		_	V _{REF} =(V _{REF+})-(V _{REF-})	0.96	1.2	1.44	



Symbol	Parameter		Test Conditions	Min.	Typ	Max.	Unit
Symbol	Parameter	VDD	Conditions	win.	Тур.	wax.	
PGA							
V _{DI+} , V _{DI-}	Absolute/common Input Voltage	_	_	0.4		AV _{DD} - 1.3	V
ΔDI±	Differentail Input Voltage Range	_	Gain = PGS×AGS	∆VR- /Gain		∆VR+ /Gain	V
TC _{PGA}	Gain Temperature Drift	—	—	_	5	_	Ppm/°C
Temperatu	ire sensor						
T _{cs}	Sensor Temperature Drift	_	ΔVR=1.2V, VGS[1:0]=00 (Gain=1), VRBUFP=0, VRBUFN=0	_	175		µV/°C

Effective Number of Bits (ENOB)

AV_{DD}=3.3V, V_{REF}=1.2V, MCLK=4.9152MHz, FLMS[2:0]=000

DATA RATE				PGA	Gain			
(SPS)	1	2	4	8	16	32	64	128
5	19.7	19.8	19.6	19.7	19.7	19.6	19.2	18.6
10	19.4	19.3	19.3	19.3	19.3	19.1	18.7	18.1
20	19.0	18.8	18.7	18.9	18.8	18.6	18.2	17.5
40	18.4	18.3	18.3	18.3	18.3	18.1	17.7	17.0
80	18.1	17.9	18.0	17.9	17.9	17.6	17.2	16.5
160	17.6	17.4	17.4	17.4	17.3	17.1	16.6	15.9
320	15.8	15.8	15.9	15.8	15.9	15.9	15.8	15.3
640	14.1	14.0	14.0	14.1	14.1	14.0	14.1	14.4

AV_{DD}=3.3V, V_{REF}=1.2V, MCLK=4.9152MHz, FLMS[2:0]=010

DATA RATE		PGA Gain										
(SPS)	1	2	4	8	16	32	64	128				
12.5	19.4	18.8	18.7	18.8	18.8	18.7	18.9	18.1				
25	19.0	18.3	18.3	18.3	18.3	18.2	17.9	17.3				
50	18.5	17.8	17.8	17.8	17.9	17.7	17.4	16.8				
100	18.2	18.2	18.1	18.2	18.1	17.8	17.2	16.4				
200	17.9	17.8	17.8	17.8	17.6	17.3	16.7	15.9				
400	17.4	17.2	17.2	17.2	17.1	16.8	16.2	15.4				
800	16.2	16.1	16.1	16.1	16.1	15.9	15.5	14.8				
1600	14.5	14.5	14.5	14.4	14.5	14.5	14.3	14.0				



Comparator Electrical Characteristics

							Ta=25°C
Symbol	Parameter		Test Conditions	Min.	Тур.	Max.	Unit
Symbol		VDD	Conditions	wiin.			Unit
VCMP	Comparator Operating Voltage	—	_	2.2	_	5.5	V
	COMP Comparator Operating Current	3V	—	_	37	56	
ICMP		5V		—	130	200	μA
V _{CMPOS}	Comparator Input Offset Voltage	—	_	-10	_	10	mV
V _{HYS}	Hysteresis Width	—	_	20	40	80	mV
Vсм	Comparator Common Mode Voltage Range	_	_	Vss	_	V _{DD} - 1.4V	V
Aol	Comparator Open Loop Gain	—	_	60	80	_	dB
t _{PD}	Comparator Response Time	—	With 100mV overdrive(Note)		200	450	ns

Note: Measured with comparator one input pin at $V_{CM} = (V_{DD}-1.4)/2$ while the other pin input transition from V_{SS} to $(V_{CM} + 100mV)$ or from V_{DD} to $(V_{CM} - 100mV)$.


LCD Electrical Characteristics

								Ta=25°C
Symbol	Parameter		Test Conditi	Min.	Тур.	Mari	11	
Symbol	Falailletei	VDD	Condi	Conditions			Max.	Unit
				LCDIS[1:0]=00b	—	25	37.5	
	Only LCD on Current, LCD Clock = 4kHz	5V	V _{LCD} =5V (R type) No load, 1/3 Bias	LCDIS[1:0]=01b	_	50	75.0	μA
ILCD1				LCDIS[1:0]=10b		100	150	
				LCDIS[1:0]=11b	_	200	300	
ILCD2	Standby Current (Idle) (f _{SYS} , f _{WDT} off, f _S =f _{SUB} =f _{LXT} or f _{LIRC})	5V	V _{LCD} =5V (C type) No load, system HALT, LCD on, WDT off, C type, 1/3 Bias		_	3	6	μA

Note: User has to take care that V_{MAX} must be greater than or equal to V_{LCD} , $V_{DD}=V_{MAX}=V_{LCD}=2.7V \sim 5.5V$.

Power-on Reset Characteristics

							Ta=25°C
Symbol	Parameter	-	Test Conditions	Min.	Тур.	Max.	Unit
		VDD	Conditions				
V _{POR}	V _{DD} Start Voltage to Ensure Power-on Reset	_	_	_	_	100	mV
RR _{VDD}	V _{DD} Raising Rate to Ensure Power-on Reset	_	_	0.035			V/ms
t _{POR}	Minimum Time for V_{DD} Stays at V_{POR} to Ensure Power-on Reset	_	_	1			ms






System Architecture

A key factor in the high-performance features of the Holtek range of microcontrollers is attributed to their internal system architecture. The range of the device take advantage of the usual features found within RISC microcontrollers providing increased speed of operation and enhanced performance. The pipelining scheme is implemented in such a way that instruction fetching and instruction execution are overlapped, hence instructions are effectively executed in one cycle, with the exception of branch or call instructions. An 8-bit wide ALU is used in practically all instruction set operations, which carries out arithmetic operations, logic operations, rotation, increment, decrement, branch decisions, etc. The internal data path is simplified by moving data through the Accumulator and the ALU. Certain internal registers are implemented in the Data Memory and can be directly or indirectly addressed. The simple addressing methods of these registers along with additional architectural features ensure that a minimum of external components is required to provide a functional I/O and A/D control system with maximum reliability and flexibility. This makes the device suitable for low-cost, high-volume production for controller applications.


Clocking and Pipelining

The main system clock, derived from either a HXT, LXT, HIRC or LIRC oscillator is subdivided into four internally generated non-overlapping clocks, T1~T4. The Program Counter is incremented at the beginning of the T1 clock during which time a new instruction is fetched. The remaining T2~T4 clocks carry out the decoding and execution functions. In this way, one T1~T4 clock cycle forms one instruction cycle. Although the fetching and execution of instructions takes place in consecutive instruction cycles, the pipelining structure of the microcontroller ensures that instructions are effectively executed in one instruction cycle. The exception to this are instructions where the contents of the Program Counter are changed, such as subroutine calls or jumps, in which case the instruction will take one more instruction cycle to execute.



System Clocking and Pipelining

For instructions involving branches, such as jump or call instructions, two machine cycles are required to complete instruction execution. An extra cycle is required as the program takes one cycle to first obtain the actual jump or call address and then another cycle to actually execute the branch. The requirement for this extra cycle should be taken into account by programmers in timing sensitive applications.



Instruction Fetching

Program Counter

During program execution, the Program Counter is used to keep track of the address of the next instruction to be executed. It is automatically incremented by one each time an instruction is executed except for instructions, such as "JMP" or "CALL" that demands a jump to a non-consecutive Program Memory address. Only the lower 8 bits, known as the Program Counter Low Register, are directly addressable by the application program.

When executing instructions requiring jumps to non-consecutive addresses such as a jump instruction, a subroutine call, interrupt or reset, etc., the microcontroller manages program control by loading the required address into the Program Counter. For conditional skip instructions, once the condition has been met, the next instruction, which has already been fetched during the present instruction execution, is discarded and a dummy cycle takes its place while the correct instruction is obtained.

Program	Counter
Program Counter High Byte	PCL Register
PC11~PC8	PCL7~PCL0

Program Counter

The lower byte of the Program Counter, known as the Program Counter Low register or PCL, is available for program control and is a readable and writeable register. By transferring data directly into this register, a short program jump can be executed directly, however, as only this low byte is available for manipulation, the jumps are limited to the present page of memory, that is 256 locations. When such program jumps are executed it should also be noted that a dummy cycle will be inserted. Manipulating the PCL register may cause program branching, so an extra cycle is needed to pre-fetch.




Stack

This is a special part of the memory which is used to save the contents of the Program Counter only. The stack is organized into 8 levels and neither part of the data nor part of the program space, and is neither readable nor writeable. The activated level is indexed by the Stack Pointer, and is neither readable nor writeable. At a subroutine call or interrupt acknowledge signal, the contents of the Program Counter are pushed onto the stack. At the end of a subroutine or an interrupt routine, signaled by a return instruction, RET or RETI, the Program Counter is restored to its previous value from the stack. After a device reset, the Stack Pointer will point to the top of the stack.

If the stack is full and an enabled interrupt takes place, the interrupt request flag will be recorded but the acknowledge signal will be inhibited. When the Stack Pointer is decremented, by RET or RETI, the interrupt will be serviced. This feature prevents stack overflow allowing the programmer to use the structure more easily. However, when the stack is full, a CALL subroutine instruction can still be executed which will result in a stack overflow. Precautions should be taken to avoid such cases which might cause unpredictable program branching.

If the stack is overflow, the first Program Counter save in the stack will be lost.



Arithmetic and Logic Unit – ALU

The arithmetic-logic unit or ALU is a critical area of the microcontroller that carries out arithmetic and logic operations of the instruction set. Connected to the main microcontroller data bus, the ALU receives related instruction codes and performs the required arithmetic or logical operations after which the result will be placed in the specified register. As these ALU calculation or operations may result in carry, borrow or other status changes, the status register will be correspondingly updated to reflect these changes. The ALU supports the following functions:

- Arithmetic operations: ADD, ADDM, ADC, ADCM, SUB, SUBM, SBC, SBCM, DAA
- Logic operations: AND, OR, XOR, ANDM, ORM, XORM, CPL, CPLA
- Rotation RRA, RR, RRCA, RRC, RLA, RL, RLCA, RLC
- Increment and Decrement INCA, INC, DECA, DEC
- Branch decision, JMP, SZ, SZA, SNZ, SIZ, SDZ, SIZA, SDZA, CALL, RET, RETI




Flash Program Memory

The Program Memory is the location where the user code or program is stored. For this device the Program Memory is Flash type, which means it can be programmed and re-programmed a large number of times, allowing the user the convenience of code modification on the same device. By using the appropriate programming tools, this Flash device offers users the flexibility to conveniently debug and develop their applications while also offering a means of field programming and updating.

Structure

The Program Memory has a capacity of $4K \times 16$ bits. The Program Memory is addressed by the Program Counter and also contains data, table information and interrupt entries. Table data, which can be setup in any location within the Program Memory, is addressed by a separate table pointer register.



Program Memory Structure

Special Vectors

Within the Program Memory, certain locations are reserved for the reset and interrupts. The location 000H is reserved for use by the device reset for program initialisation. After a device reset is initiated, the program will jump to this location and begin execution.

Look-up Table

Any location within the Program Memory can be defined as a look-up table where programmers can store fixed data. To use the look-up table, the table pointer must first be setup by placing the address of the look up data to be retrieved in the table pointer register, TBLP and TBHP. These registers define the total address of the look-up table.

After setting up the table pointer, the table data can be retrieved from the Program Memory using the "TABRD [m]" or "TABRDL [m]" instructions, respectively. When the instruction is executed, the lower order table byte from the Program Memory will be transferred to the user defined Data Memory register [m] as specified in the instruction. The higher order table data byte from the Program Memory will be transferred to the TBLH special register. Any unused bits in this transferred higher order byte will be read as 0.

The accompanying diagram illustrates the addressing data flow of the look-up table.






Table Program Example

The following example shows how the table pointer and table data is defined and retrieved from the microcontroller. This example uses raw table data located in the Program Memory which is stored there using the ORG statement. The value at this ORG statement is "F00H" which refers to the start address of the last page within the 4K Program Memory of the microcontroller. The table pointer is setup here to have an initial value of "06H". This will ensure that the first data read from the data table will be at the Program Memory address "F06H" or 6 locations after the start of the last page. Note that the value for the table pointer is referenced to the first address specified by TBLP and TBHP if the "TABRD [m]" instruction is being used. The high byte of the table data which in this case is equal to zero will be transferred to the TBLH register automatically when the "TABRD [m]" instruction is executed.

Because the TBLH register is a read-only register and cannot be restored, care should be taken to ensure its protection if both the main routine and Interrupt Service Routine use table read instructions. If using the table read instructions, the Interrupt Service Routines may change the value of the TBLH and subsequently cause errors if used again by the main routine. As a rule it is recommended that simultaneous use of the table read instructions should be avoided. However, in situations where simultaneous use cannot be avoided, the interrupts should be disabled prior to the execution of any main routine table-read instructions. Note that all table related instructions require two instruction cycles to complete their operation.

Table Read Program Example

olo illoud i logidiii	•
tempreg1 db ?	; temporary register #1
tempreg2 db ?	; temporary register #2
:	
:	
mov a,06h	; initialise low table pointer - note that this address is referenced
mov tblp,a	; to the last page or present page
mov a,OFh	; initialise high table pointer
mov tbhp,a	, inicialité high cable poincei
nov conp,a	
•	
tabrdl tempreg1	
	; memory address "F06H" transferred to tempreg1 and TBLH
dec tblp	; reduce value of table pointer by one
tabrdl tempreg2	; transfers value in table referenced by table pointer
	; data at program memory address "F05H" transferred to
	; tempreg2 and TBLH in this example the data "1AH" is
	; transferred to tempreg1 and data "OFH" to register tempreg2
:	
:	
org F00h	; sets initial address of program memory
	n, 00Dh, 00Eh, 00Fh, 01Ah, 01Bh
•	
•	



In Circuit Programming – ICP


The provision of Flash type Program Memory provides the user with a means of convenient and easy upgrades and modifications to their programs on the same device. As an additional convenience, Holtek has provided a means of programming the microcontroller in-circuit using a 4-pin interface. This provides manufacturers with the possibility of manufacturing their circuit boards complete with a programmed or un-programmed microcontroller, and then programming or upgrading the program at a later stage. This enables product manufacturers to easily keep their manufactured products supplied with the latest program releases without removal and re-insertion of the device.

Holtek Writer Pins	MCU Programming Pins	Pin Description
ICPDA	PA0	Programming Serial Data/Address
ICPCK	PA2	Programming Clock
VDD	VDD	Power Supply
VSS	VSS	Ground

The Holtek Flash MCU to Writer Programming Pin correspondence table is as follows:

The Program Memory can be programmed serially in-circuit using this 4-wire interface. Data is downloaded and uploaded serially on a single pin with an additional line for the clock. Two additional lines are required for the power supply. The technical details regarding the in-circuit programming of the device are beyond the scope of this document and will be supplied in supplementary literature.

During the programming process, taking control of the PA0 and PA2 pins for data and clock programming purposes. The user must there take care to ensure that no other outputs are connected to these two pins.



Note: * may be resistor or capacitor. The resistance of * must be greater than 1k or the capacitance of * must be less than 1nF.

On Chip Debug Support – OCDS

There is an EV chip which is used to emulate the device. The EV chip device also provides an "On-Chip Debug" function to debug the device during the development process. The EV chip and the actual MCU device are almost functionally compatible except for "On-Chip Debug" function. Users can use the EV chip device to emulate the real chip device behavior by connecting the OCDSDA and OCDSCK pins to the Holtek HT-IDE development tools. The OCDSDA pin is the OCDS Data/ Address input/output pin while the OCDSCK pin is the OCDS clock input pin. When users use the EV chip for debugging, other functions which are shared with the OCDSDA and OCDSCK pins in the actual MCU device will have no effect in the EV chip. However, the two OCDS pins which are



pin-shared with the ICP programming pins are still used as the Flash Memory programming pins for ICP. For more detailed OCDS information, refer to the corresponding document named "Holtek e-Link for 8-bit MCU OCDS User's Guide".

Holtek e-Link Pins	EV Chip Pins	Pin Description
OCDSDA	OCDSDA	On-Chip Debug Support Data/Address input/output
OCDSCK	OCDSCK	On-Chip Debug Support Clock input
VDD	VDD	Power Supply
VSS	VSS	Ground


RAM Data Memory

The Data Memory is a volatile area of 8-bit wide RAM internal memory and is the location where temporary information is stored.

Structure

Divided into three sections, the first of these is an area of RAM where special function registers are located. These registers have fixed locations and are necessary for correct operation of the device. Many of these registers can be read from and written to directly under program control, however, some remain protected from user manipulation. The second area of Data Memory is reserved for general purpose use. All locations within this area are read and write accessible under program control. The third area is reserved for the LCD Memory. This special area of Data Memory is mapped directly to the LCD display so data written into this memory area will directly affect the displayed data. The addresses of the LCD Memory area overlap those in the General Purpose Data Memory area. Switching between the different Data Memory banks is achieved by setting the Bank Pointer to the correct value.

The overall Data Memory is subdivided into several banks. The Special Purpose Data Memory registers are accessible in all banks, with the exception of the EEC register at address 40H, which is only accessible in Bank 1. Switching between the different Data Memory banks is achieved by setting the Bank Pointer to the correct value. The start address of the Data Memory for all devices is the address 00H.



Data Memory Structure



	Bank 0, 1, 2		Bank 0, 2	Bank 1
00H	IAR0	40H	Unused	EEC
01H	MP0	41H	E	EA
02H	IAR1	42H	EE	
03H	MP1	43H	PTN	
04H	BP	44H	PTN	
05H	ACC	45H	PTN	
06H	PCL	46H	PTM	
07H	TBLP	47H	PTN	
08H	TBLH	48H	PTM	
09H	TBHP	49H	CTI	
0AH	STATUS SMOD	4AH	PTM [*] PTM [*]	
0BH 0CH	LVDC	4BH	PTM PTM	
0CH 0DH	INTEG	4CH 4DH	PTM2	
0EH	WDTC	4DH 4EH	CP	
0EH	TBC	4EH	CP	-
10H	INTCO	50H	PW	
11H	INTC1	51H	PG/	
12H	INTC2	52H	PG/	
13H	Unused	53H	PG/	-
14H	MFI0	54H		SR
15H	MFI1	55H	UC	
16H	MFI2	56H	UC	
17H	MFI3	57H	BF	RG
18H	PAWU	58H	TXR/	/RXR
19H	PAPU	59H	IRC1	rrl0
1AH	PA	5AH	IRC1	rrl1
1BH	PAC	5BH	LC	
1CH	PBPU	5CH	LC	
1DH	PB	5DH	LC	
1EH	PBC	5EH	LC	
1FH	PCPU	5FH	LC	
20H	PC	60H	SIN	
21H 22H	PCC PDPU	61H	SIN	
22H 23H	PDP0	62H 63H	SIMA/	MD
24H	PDC	64H		ised
25H	PEPU	65H	SIM	
26H	PE	66H		ised
27H	PEC	67H	Unu	
28H	PFPU	68H		ised
29H	PF	69H	Unu	
2AH	PFC	6AH	Unu	
2BH	LVRC	6BH	Unu	ised
2CH	CTRL	6CH	Unu	ised
2DH	Unused	6DH	Unu	ised
2EH	ADRL	6EH	Unu	
2FH	ADRH	6FH	Unu	
30H	ADCR0	70H	Unu	
31H	ADCR1	71H		ised
32H	ADCS	72H		ised
33H	ADRM	73H		ised
34H	PTM1C0	74H		Ised
35H	PTM1C1	75H		ised
36H 37H	PTM1DL PTM1DH	76H 77H		ised ised
38H	PTM1DH PTM1AL	77H 78H		ised
зон 39Н	PTMIAL PTM1AH	70H 79H		ised
3AH	TM0C0	79H 7AH		ised
3BH	TM0C0	7BH		ised
3CH	TMODL	7CH		ised
3DH	TMODE	7DH		ised
3EH	TM0AL	7EH		ised
3FH	TM0AH	7FH		ised

: Unused, read as "00"

Special Purpose Data Memory



Special Function Register Description

Most of the Special Function Register details will be described in the relevant functional section; however several registers require a separate description in this section.

Indirect Addressing Registers - IAR0, IAR1

The Indirect Addressing Registers, IAR0 and IAR1, although having their locations in normal RAM register space, do not actually physically exist as normal registers. The method of indirect addressing for RAM data manipulation uses these Indirect Addressing Registers and Memory Pointers, in contrast to direct memory addressing, where the actual memory address is specified. Actions on the IAR0 and IAR1 registers will result in no actual read or write operation to these registers but rather to the memory location specified by their corresponding Memory Pointers, MP0 or MP1. Acting as a pair, IAR0 and MP0 can together access data from Bank 0 while the IAR1 and MP1 register pair can access data from any bank. As the Indirect Addressing Registers are not physically implemented, reading the Indirect Addressing Registers indirectly will return a result of "00H" and writing to the registers indirectly will result in no operation.

Memory Pointers - MP0, MP1

Two Memory Pointers, known as MP0 and MP1 are provided. These Memory Pointers are physically implemented in the Data Memory and can be manipulated in the same way as normal registers providing a convenient way with which to address and track data. When any operation to the relevant Indirect Addressing Registers is carried out, the actual address that the microcontroller is directed to is the address specified by the related Memory Pointer. MP0, together with Indirect Addressing Register, IAR0, are used to access data from Bank 0, while MP1 and IAR1 are used to access data from all banks according to BP register. Direct Addressing can only be used with Bank 0, all other Banks must be addressed indirectly using MP1 and IAR1.

The following example shows how to clear a section of four Data Memory locations already defined as locations adres1 to adres4.

Indirect Addressing Program Example

```
data .section
               'data'
adres1 db ?
adres2 db ?
adres3 db ?
adres4 db ?
block db ?
code .section at 0 code
org 00h
start:
mov a, 04h
                        ; setup size of block
mov block, a
mov a, offset adres1
                       ; Accumulator loaded with first RAM address
                         ; setup memory pointer with first RAM address
mov mp0, a
loop:
clr IAR0
                         ; clear the data at address defined by MPO
inc mp0
                         ; increment memory pointer
sdz block
                         ; check if last memory location has been cleared
jmp loop
continue:
```

The important point to note here is that in the example shown above, no reference is made to specific Data Memory addresses.



Bank Pointer – BP

The Data Memory are divided into several banks. Selecting the required Data Memory area is achieved using the Bank Pointer. Bits 0~1 of the Bank Pointer is used to select Data Memory Banks 0~2.

The Data Memory is initialised to Bank 0 after a reset, except for a WDT time-out reset in the Power Down Mode, in which case, the Data Memory bank remains unaffected. It should be noted that the Special Function Data Memory is not affected by the bank selection, which means that the Special Function Registers can be accessed from within any bank. Directly addressing the Data Memory will always result in Bank 0 being accessed irrespective of the value of the Bank Pointer. Accessing data from banks other than Bank 0 must be implemented using Indirect addressing.

BP Register

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	—	—	—	DMBP1	DMBP0
R/W	—	—	—	—	—	—	R/W	R/W
POR						_	0	0

Bit 7~2 Unimplemented, read as "0"

Bit 1~0 DMBP1~DMBP0: Select Data Memory Banks

- 00: Bank 0
- 01: Bank 1
- 10: Bank 2
- 11: Undefined

Accumulator – ACC

The Accumulator is central to the operation of any microcontroller and is closely related with operations carried out by the ALU. The Accumulator is the place where all intermediate results from the ALU are stored. Without the Accumulator it would be necessary to write the result of each calculation or logical operation such as addition, subtraction, shift, etc., to the Data Memory resulting in higher programming and timing overheads. Data transfer operations usually involve the temporary storage function of the Accumulator; for example, when transferring data between one user defined register and another, it is necessary to do this by passing the data through the Accumulator as no direct transfer between two registers is permitted.

Program Counter Low Register – PCL

To provide additional program control functions, the low byte of the Program Counter is made accessible to programmers by locating it within the Special Purpose area of the Data Memory. By manipulating this register, direct jumps to other program locations are easily implemented. Loading a value directly into this PCL register will cause a jump to the specified Program Memory location, however, as the register is only 8-bit wide, only jumps within the current Program Memory page are permitted. When such operations are used, note that a dummy cycle will be inserted.

Look-up Table Registers – TBLP, TBHP, TBLH

These three special function registers are used to control operation of the look-up table which is stored in the Program Memory. TBLP and TBHP are the table pointer and indicates the location where the table data is located. Their value must be setup before any table read commands are executed. Their value can be changed, for example using the "INC" or "DEC" instructions, allowing for easy table data pointing and reading. TBLH is the location where the high order byte of the table data is stored after a table read data instruction has been executed. Note that the lower order table data byte is transferred to a user defined location.



Status Register – STATUS

This 8-bit register contains the zero flag (Z), carry flag (C), auxiliary carry flag (AC), overflow flag (OV), power down flag (PDF), and watchdog time-out flag (TO). These arithmetic/logical operation and system management flags are used to record the status and operation of the microcontroller.

With the exception of the TO and PDF flags, bits in the status register can be altered by instructions like most other registers. Any data written into the status register will not change the TO or PDF flag. In addition, operations related to the status register may give different results due to the different instruction operations. The TO flag can be affected only by a system power-up, a WDT time-out or by executing the "CLR WDT" or "HALT" instruction. The PDF flag is affected only by executing the "HALT" or "CLR WDT" instruction or during a system power-up.

The Z, OV, AC and C flags generally reflect the status of the latest operations.

- C is set if an operation results in a carry during an addition operation or if a borrow does not take place during a subtraction operation; otherwise C is cleared. C is also affected by a rotate through carry instruction.
- AC is set if an operation results in a carry out of the low nibbles in addition, or no borrow from the high nibble into the low nibble in subtraction; otherwise AC is cleared.
- Z is set if the result of an arithmetic or logical operation is zero; otherwise Z is cleared.
- OV is set if an operation results in a carry into the highest-order bit but not a carry out of the highest-order bit, or vice versa; otherwise OV is cleared.
- PDF is cleared by a system power-up or executing the "CLR WDT" instruction. PDF is set by executing the "HALT" instruction.
- TO is cleared by a system power-up or executing the "CLR WDT" or "HALT" instruction. TO is set by a WDT time-out.

In addition, on entering an interrupt sequence or executing a subroutine call, the status register will not be pushed onto the stack automatically. If the contents of the status registers are important and if the subroutine can corrupt the status register, precautions must be taken to correctly save it.



STATUS Register

Bit	7	6	5	4	3	2	1	0	
Name	—		то	PDF	OV	Z	AC	С	
R/W	_	_	R	R	R/W	R/W	R/W	R/W	
POR	_	_	0 0 x x x						
							"	x" unknowr	
Bit 7~6	Unimple	mented, rea	ad as "0"						
Bit 5		chdog Tim r power up	•	ng the "CLF	R WDT" or	"HALT" in	struction		
			ne-out occu						
Bit 4	PDF: Po	wer down	flag						
	0: Afte	r power up	or executir	ng the "CLF instruction	R WDT" ins	struction			
Bit 3	0: no o 1: an o		sults in a ca		highest-or	der bit but	not a carry	out of the	
Bit 2		result of ar		e	operation is operation is				
Bit 1	0: no a 1: an o		sults in a ca		he low nibb le in subtra		tion, or no l	borrow	
Bit 0	1: an o take	arry-out peration re place durir	ng a subtrac	tion operat	an addition ion / instructior	-	or if a borro	ow does no	



EEPROM Data memory

This device contains an area of internal EEPROM Data Memory. EEPROM, which stands for Electrically Erasable Programmable Read Only Memory, is by its nature a non-volatile form of re-programmable memory, with data retention even when its power supply is removed. By incorporating this kind of data memory, a whole new host of application possibilities are made available to the designer. The availability of EEPROM storage allows information such as product identification numbers, calibration values, specific user data, system setup data or other product information to be stored directly within the product microcontroller. The process of reading and writing data to the EEPROM memory has been reduced to a very trivial affair.

EEPROM Data Memory Structure

The EEPROM Data Memory capacity is 64×8 bits for the device. Unlike the Program Memory and RAM Data Memory, the EEPROM Data Memory is not directly mapped into memory space and is therefore not directly addressable in the same way as the other types of memory. Read and Write operations to the EEPROM are carried out in single byte operations using an address and data register in Bank 0 and a single control register in Bank 1.

Device	Capacity	Address
HT67F5640	64×8	00H~3FH

EEPROM Registers

Three registers control the overall operation of the internal EEPROM Data Memory. These are the address register, EEA, the data register, EED and a single control register, EEC. As both the EEA and EED registers are located in Bank 0, they can be directly accessed in the same was as any other Special Function Register. The EEC register however, being located in Bank1, cannot be directly addressed directly and can only be read from or written to indirectly using the MP1 Memory Pointer and Indirect Addressing Register, IAR1. Because the EEC control register is located at address 40H in Bank 1, the MP1 Memory Pointer must first be set to the value 40H and the Bank Pointer register, BP, set to the value, 01H, before any operations on the EEC register are executed.

EEPROM Register List

Name				В	it			
Name	7	6	5	4	3	2	1	0
EEA		_	D5	D4	D3	D2	D1	D0
EED	D7	D6	D5	D4	D3	D2	D1	D0
EEC	—	—	—	_	WREN	WR	RDEN	RD

EEA Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	D5	D4	D3	D2	D1	D0
R/W	_	_	R/W	R/W	R/W	R/W	R/W	R/W
POR	_	—	х	х	х	х	х	х

"x" unknown

Bit 7~6 Unimplemented, read as "0"

Bit 5~0 **D5~D0:** Data EEPROM address

Data EEPROM address bit 5 ~ bit 0



EED Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	х	х	х	х	х	х	х	х

"x" unknown

Bit 7~0 **D7~D0:** Data EEPROM data

Data EEPROM data bit $7\sim bit \ 0$

EEC Register

Bit	7	6	5	4	3	2	1	0
Name	—	—	_		WREN	WR	RDEN	RD
R/W	—	—	_	_	R/W	R/W	R/W	R/W
POR	—	—	_		0	0	0	0

Bit 7~4 Unimplemented, read as "0"

Bit 3 WREN: Data EEPROM Write Enable

0: Disable

1: Enable

This is the Data EEPROM Write Enable Bit which must be set high before Data EEPROM write operations are carried out. Clearing this bit to zero will inhibit Data EEPROM write operations.

Bit 2 WR: EEPROM Write Control

0: Write cycle has finished

1: Activate a write cycle

This is the Data EEPROM Write Control Bit and when set high by the application program will activate a write cycle. This bit will be automatically reset to zero by the hardware after the write cycle has finished. Setting this bit high will have no effect if the WREN has not first been set high.

- Bit 1 **RDEN:** Data EEPROM Read Enable
 - 0: Disable

1: Enable

This is the Data EEPROM Read Enable Bit which must be set high before Data EEPROM read operations are carried out. Clearing this bit to zero will inhibit Data EEPROM read operations.

Bit 0 **RD:** EEPROM Read Control

0: Read cycle has finished

1: Activate a read cycle

This is the Data EEPROM Read Control Bit and when set high by the application program will activate a read cycle. This bit will be automatically reset to zero by the hardware after the read cycle has finished. Setting this bit high will have no effect if the RDEN has not first been set high.

Note: The WREN, WR, RDEN and RD can not be set high at the same time in one instruction. The WR and RD can not be set high at the same time.



Reading Data from the EEPROM

To read data from the EEPROM, the read enable bit, RDEN, in the EEC register must first be set high to enable the read function. The EEPROM address of the data to be read must then be placed in the EEA register. If the RD bit in the EEC register is now set high, a read cycle will be initiated. Setting the RD bit high will not initiate a read operation if the RDEN bit has not been set. When the read cycle terminates, the RD bit will be automatically cleared to zero, after which the data can be read from the EED register. The data will remain in the EED register until another read or write operation is executed. The application program can poll the RD bit to determine when the data is valid for reading.

Writing Data to the EEPROM

To write data to the EEPROM, the write enable bit, WREN, in the EEC register must first be set high to enable the write function. The EEPROM address of the data to be written must then be placed in the EEA register and the data placed in the EED register. If the WR bit in the EEC register is now set high, an internal write cycle will then be initiated. Setting the WR bit high will not initiate a write cycle if the WREN bit has not been set. As the EEPROM write cycle is controlled using an internal timer whose operation is asynchronous to microcontroller system clock, a certain time will elapse before the data will have been written into the EEPROM. Detecting when the write cycle has finished can be implemented either by polling the WR bit in the EEC register or by using the EEPROM interrupt. When the write cycle terminates, the WR bit will be automatically cleared to zero by the microcontroller, informing the user that the data has been written to the EEPROM. The application program can therefore poll the WR bit to determine when the write cycle has ended.

Write Protection

Protection against inadvertent write operation is provided in several ways. After the device is powered-on the Write Enable bit in the control register will be cleared preventing any write operations. Also at power-on the Bank Pointer, BP, will be reset to zero, which means that Data Memory Bank 0 will be selected. As the EEPROM control register is located in Bank 1, this adds a further measure of protection against spurious write operations. During normal program operation, ensuring that the Write Enable bit in the control register is cleared will safeguard against incorrect write operations.

EEPROM Interrupt

The EEPROM write interrupt is generated when an EEPROM write cycle has ended. The EEPROM interrupt must first be enabled by setting the DEE bit in the relevant interrupt register. However as the EEPROM is contained within a Multi-function Interrupt, the associated multi-function interrupt enable bit must also be set. When an EEPROM write cycle ends, the DEF request flag and its associated multi-function interrupt request flag will both be set. If the global, EEPROM and Multi-function interrupt vector will take place. When the interrupt is serviced only the Multi-function interrupt flag will be automatically reset, the EEPROM interrupt flag must be manually reset by the application program. More details can be obtained in the Interrupt section.



Programming Considerations

Care must be taken that data is not inadvertently written to the EEPROM. Protection can be enhanced by ensuring that the Write Enable bit is normally cleared to zero when not writing. Also the Bank Pointer could be normally cleared to zero as this would inhibit access to Bank 1 where the EEPROM control register exist. Although certainly not necessary, consideration might be given in the application program to the checking of the validity of new write data by a simple read back process.

When writing data the WR bit must be set high immediately after the WREN bit has been set high, to ensure the write cycle executes correctly. The global interrupt bit EMI should also be cleared before a write cycle is executed and then re-enabled after the write cycle starts. Note that the device should not enter the IDLE or SLEEP mode until the EEPROM read or write operation is totally complete. Otherwise, the EEPROM read or write operation will fail.

Programming Examples

• Reading data from the EEPROM – polling method

	•		m – politing method
MOV	A, EEPROM_ADRES	;	user defined address
MOV	EEA, A		
MOV	A, 040H	;	setup memory pointer MP1
MOV	MP1, A	;	MP1 points to EEC register
MOV	A, 01H	;	setup Bank Pointer
MOV	BP, A		
SET	IAR1.1	;	set RDEN bit, enable read operations
SET	IAR1.0	;	start Read Cycle - set RD bit
BACK	:		
SZ	IAR1.0	;	check for read cycle end
JMP	BACK		-
CLR	IAR1	;	disable EEPROM read/write
CLR	BP		
MOV	A, EED	;	move read data to register
MOV	READ DATA, A		
• W	riting Data to the EEPRON	-	polling method
	•		
	A, EEPROM_ADRES	;	user defined address
MOV			
	EEA, A		
MOV	A, EEPROM_DATA	;	user defined data
MOV MOV	A, EEPROM_DATA EED, A		
MOV MOV MOV	A, EEPROM_DATA EED, A A, 040H	;	setup memory pointer MP1
MOV MOV MOV MOV	A, EEPROM_DATA EED, A A, 040H MP1, A	;;	setup memory pointer MP1 MP1 points to EEC register
MOV MOV MOV MOV MOV	A, EEPROM_DATA EED, A A, 040H MP1, A A, 01H	;;	setup memory pointer MP1
MOV MOV MOV MOV MOV	A, EEPROM_DATA EED, A A, 040H MP1, A A, 01H BP, A	;;	setup memory pointer MP1 MP1 points to EEC register
MOV MOV MOV MOV MOV CLR	A, EEPROM_DATA EED, A A, 040H MP1, A A, 01H BP, A EMI	;;;	setup memory pointer MP1 MP1 points to EEC register setup Bank Pointer
MOV MOV MOV MOV MOV CLR SET	A, EEPROM_DATA EED, A A, 040H MP1, A A, 01H BP, A EMI IAR1.3	;;;;	setup memory pointer MP1 MP1 points to EEC register setup Bank Pointer set WREN bit, enable write operations
MOV MOV MOV MOV CLR SET SET	A, EEPROM_DATA EED, A A, 040H MP1, A A, 01H BP, A EMI IAR1.3 IAR1.2	;;;;	setup memory pointer MP1 MP1 points to EEC register setup Bank Pointer
MOV MOV MOV MOV CLR SET SET	A, EEPROM_DATA EED, A A, 040H MP1, A A, 01H BP, A EMI IAR1.3	;;;;	setup memory pointer MP1 MP1 points to EEC register setup Bank Pointer set WREN bit, enable write operations
MOV MOV MOV MOV CLR SET SET SET BACK	A, EEPROM_DATA EED, A A, 040H MP1, A A, 01H BP, A EMI IAR1.3 IAR1.2 EMI	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	setup memory pointer MP1 MP1 points to EEC register setup Bank Pointer set WREN bit, enable write operations start Write Cycle - set WR bit
MOV MOV MOV MOV CLR SET SET SET BACK	A, EEPROM_DATA EED, A A, 040H MP1, A A, 01H BP, A EMI IAR1.3 IAR1.2 EMI	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	setup memory pointer MP1 MP1 points to EEC register setup Bank Pointer set WREN bit, enable write operations
MOV MOV MOV MOV CLR SET SET SET BACK SZ JMP	A, EEPROM_DATA EED, A A, 040H MP1, A A, 01H BP, A EMI IAR1.3 IAR1.2 EMI : IAR1.2 BACK	;;;;;;;;;;	setup memory pointer MP1 MP1 points to EEC register setup Bank Pointer set WREN bit, enable write operations start Write Cycle - set WR bit check for write cycle end
MOV MOV MOV MOV CLR SET SET SET BACK SZ JMP	A, EEPROM_DATA EED, A A, 040H MP1, A A, 01H BP, A EMI IAR1.3 IAR1.2 EMI : IAR1.2 BACK IAR1	;;;;;;;;;;	setup memory pointer MP1 MP1 points to EEC register setup Bank Pointer set WREN bit, enable write operations start Write Cycle - set WR bit



Oscillator

Various oscillator options offer the user a wide range of functions according to their various application requirements. The flexible features of the oscillator functions ensure that the best optimisation can be achieved in terms of speed and power saving. Oscillator selections and operation are selected through a combination of configuration options and registers.

Oscillator Overview

In addition to being the source of the main system clock the oscillators also provide clock sources for the Watchdog Timer and Time Base Interrupts. External oscillators requiring some external components as well as fully integrated internal oscillators, requiring no external components, are provided to form a wide range of both fast and slow system oscillators. All oscillator options are selected through the configuration options. The higher frequency oscillators provide higher performance but carry with it the disadvantage of higher power requirements, while the opposite is of course true for the lower frequency oscillators. With the capability of dynamically switching between fast and slow system clock, the device has the flexibility to optimize the performance/ power ratio, a feature especially important in power sensitive portable applications.


Туре	Name	Freq.	Pins
External Crystal	HXT	400kHz~20MHz	OSC1/OSC2
Internal High Speed RC	HIRC	4.9152, 4.9152×2 or 4.9152×3MHz	_
External Low Speed Crystal	LXT	32.768kHz	XT1/XT2
Internal Low Speed RC	LIRC	32kHz	—

Oscillator Types

System Clock Configurations

There are four methods of generating the system clock, two high speed oscillators and two low speed oscillators. The high speed oscillators are the external crystal oscillator and the internal 4.9152MHz, 4.9152×2MHz or 4.9152×3MHz RC oscillator. The two low speed oscillators are the internal 32kHz RC oscillator and the external 32.768kHz crystal oscillator. Selecting whether the low or high speed oscillator is used as the system oscillator is implemented using the HLCLK bit and CKS2~CKS0 bits in the SMOD register and as the system clock can be dynamically selected.

The actual source clock used for each of the high speed and low speed oscillators is chosen via configuration options. The frequency of the slow speed or high speed system clock is also determined using the HLCLK bit and CKS2~CKS0 bits in the SMOD register. Note that two oscillator selections must be made namely one high speed and one low speed system oscillators. It is not possible to choose a no-oscillator selection for either the high or low speed oscillator.




System Clock Configurations

External Crystal/Ceramic Oscillator – HXT

The External Crystal/Ceramic System Oscillator is one of the high frequency oscillator choices, which is selected via configuration option. For most crystal oscillator configurations, the simple connection of a crystal across OSC1 and OSC2 will create the necessary phase shift and feedback for oscillation, without requiring external capacitors. However, for some crystal types and frequencies, to ensure oscillation, it may be necessary to add two small value capacitors, C1 and C2. Using a ceramic resonator will usually require two small value capacitors, C1 and C2, to be connected as shown for oscillation to occur. The values of C1 and C2 should be selected in consultation with the crystal or resonator manufacturer's specification.

For oscillator stability and to minimise the effects of noise and crosstalk, it is important to ensure that crystal and any associated resistors and capacitors along with interconnectinglines are all located as close to the MCUas possible.



Note: 1. Rp is normally not required. C1 and C2 are required. 2. Although not shown OSC1/OSC2 pins have a parasitic capacitance of around 7pF.

Crystal/Resonator Oscillator - HXT



Crystal Oscillator C1 and C2 Values						
Crystal Frequency C1 C2						
12MHz	0pF	0pF				
8MHz	0pF	0pF				
4MHz	0pF	0pF				
1MHz	100pF	100pF				
Note: C1 and C2 values are for guidance only.						

te: C1 and C2 values are for guidance only.

Crystal Recommended Capacitor Values

Internal RC Oscillator – HIRC

The internal RC oscillator is a fully integrated system oscillator requiring no external components. The internal RC oscillator has three fixed frequencies of either 4.9152MHz, 4.9152×2MHz or 4.9152×3MHz. Device trimming during the manufacturing process and the inclusion of internal frequency compensation circuits are used to ensure that the influence of the power supply voltage, temperature and process variations on the oscillation frequency are minimised. As a result, at a power supply of 5V and at a temperature of 25°C degrees, the fixed oscillation frequency of 4.9152×2MHz will have a tolerance within 2%. Note that if this internal system clock option is selected, as it requires no external pins for its operation, I/O pins PB1 and PB2 are free for use as normal I/O pins.

Internal 32kHz Oscillator – LIRC

The Internal 32kHz System Oscillator is one of the low frequency oscillator choices, which is selected via configuration option. It is a fully integrated RC oscillator with a typical frequency of 32kHz at 5V, requiring no external components for its implementation. Device trimming during the manufacturing process and the inclusion of internal frequency compensation circuits are used to ensure that the influence of the power supply voltage, temperature and process variations on the oscillation frequency are minimised. As a result, at a power supply of 5V and at a temperature of 25°C degrees, the fixed oscillation frequency of 32kHz will have a tolerance within 10%.

External 32.768kHz Crystal Oscillator – LXT

The External 32.768kHz Crystal System Oscillator is one of the low frequency oscillator choices, which is selected via configuration option. This clock source has a fixed frequency of 32.768kHz and requires a 32.768kHz crystal to be connected between pins XT1 and XT2. The external resistor and capacitor components connected to the 32.768kHz crystal are necessary to provide oscillation. For applications where precise frequencies are essential, these components may be required to provide frequency compensation due to different crystal manufacturing tolerances. During power-up there is a time delay associated with the LXT oscillator waiting for it to start-up.

When the microcontroller enters the SLEEP or IDLE Mode, the system clock is switched off to stop microcontroller activity and to conserve power. However, in many microcontroller applications it may be necessary to keep the internal timers operational even when the microcontroller is in the SLEEP or IDLE Mode. To do this, another clock, independent of the system clock, must be provided.


However, for some crystals, to ensure oscillation and accurate frequency generation, it is necessary to add two small value external capacitors, C1 and C2. The exact values of C1 and C2 should be selected in consultation with the crystal or resonator manufacturer specification. The external parallel feedback resistor, R_P , is required.



Some configuration options determine if the XT1/XT2 pins are used for the LXT oscillator or as I/O pins.

- If the LXT oscillator is not used for any clock source, the XT1/XT2 pins can be used as normal I/ O pins.
- If the LXT oscillator is used for any clock source, the 32.768kHz crystal should be connected to the XT1/XT2 pins.

For oscillator stability and to minimise the effects of noise and crosstalk, it is important to ensure that the crystal and any associated resistors and capacitors along with inter connectinglines are all located as close to the MCU as possible.



Note: 1. Rp, C1 and C2 are required.2. Although not shown pins have a parasitic capacitance of around 7pF.

External	LXT	Oscillator
----------	-----	------------

LXT Oscillator C1 and C2 Values						
Crystal Frequency C1 C2						
32.768kHz	10pF	10pF				
Note: 1. C1 and C2 values are for guidance only. 2. $R_P=5M\sim10M\Omega$ is recommended.						

32.768kHz Crystal Recommended Capacitor Values

LXT Oscillator Low Power Function

The LXT oscillator can function in one of two modes, the Quick Start Mode and the Low Power Mode. The mode selection is executed using the LXTLP bit in the TBC register.

LXTLP Bit	LXT Mode
0	Quick Start
1	Low-power

After power on, the LXTLP bit will be automatically cleared to zero ensuring that the LXT oscillator is in the Quick Start operating mode. In the Quick Start Mode the LXT oscillator will power up and stabilise quickly. However, after the LXT oscillator has fully powered up it can be placed into the Low-power mode by setting the LXTLP bit high. The oscillator will continue to run but with reduced current consumption, as the higher current consumption is only required during the LXT oscillator start-up. In power sensitive applications, such as battery applications, where power consumption must be kept to a minimum, it is therefore recommended that the application program sets the LXTLP bit high about 2 seconds after power-on.

It should be noted that, no matter what condition the LXTLP bit is set to, the LXT oscillator will always be function normally, the only difference is that it will take more time to start up if in the Low-power mode.



Supplementary Oscillators

The low speed oscillators, in addition to providing a system clock source are also used to provide a clock source to four other device functions. These are the Watchdog Timer, the Time Base Interrupts function, the LCD driver, and the SIM.

Operating Modes and System Clocks

Present day applications require that their microcontrollers have high performance but often still demand that they consume as little power as possible, conflicting requirements that are especially true in battery powered portable applications. The fast clocks required for high performance will by their nature increase current consumption and of course vice-versa, lower speed clocks reduce current consumption. As Holtek has provided this device with both high and low speed clock sources and the means to switch between them dynamically, the user can optimise the operation of their microcontroller to achieve the best performance/power ratio.


System Clocks

The device has many different clock sources for both the CPU and peripheral function operation. By providing the user with a wide range of clock options using configuration options and register programming, a clock system can be configured to obtain maximum application performance.

The main system clock, can come from either a high frequency f_H or low frequency f_{SUB} source, and is selected using the HLCLK bit and CKS2~CKS0 bits in the SMOD register. The high speed system clock can be sourced from either an HXT or HIRC oscillator, selected via a configuration option. The low speed system clock source can be sourced from internal clock f_{SUB} . If f_{SUB} is selected then it can be sourced by either the LXT or LIRC oscillator, selected via a configuration option. The other choice, which is a divided version of the high speed system oscillator has a range of $f_{H}/2~f_{H}/64$.

The f_{SUB} clock is used to provide a substitute clock for the microcontroller just after a wake-up has occurred to enable faster wake-up times. The f_{SUB} is used as a clock source for the Watchdog timer, the Time Base interrupt, the TMs, the LCD and the SIM functions.





System Clock Configurations

Note: When the system clock source f_{SYS} is switched to f_{SUB} from f_H , the high speed oscillation will stop to conserve the power. Thus there is no $f_{H} \sim f_H/64$ for peripheral circuit to use.



System Operation Modes

There are six different modes of operation for the microcontroller, each one with its own special characteristics and which can be chosen according to the specific performance and power requirements of the application. There are two modes allowing normal operation of the microcontroller, the NORMAL Mode and SLOW Mode. The remaining four modes, the SLEEP0, SLEEP1, IDLE0 and IDLE1 Mode are used when the microcontroller CPU is switched off to conserve power.

Operating Mode	Description						
Operating wode	CPU	fsys	fsuв	fs			
NORMAL Mode	on	f _H ∼f _H /64	on	on			
SLOW Mode	on	f _{suв}	on	on			
IDLE0 Mode	off	off	on	on/off			
IDLE1 Mode	off	on	on	on			
SLEEP0 Mode	off	off	off	off			
SLEEP1 Mode	off	off	on	on			

NORMAL Mode

As the name suggests this is one of the main operating modes where the microcontroller has all of its functions operational and where the system clock is provided by one of the high speed oscillators. This mode operates allowing the microcontroller to operate normally with a clock source will come from one of the high speed oscillators, either the HXT or HIRC oscillators. The high speed oscillator will however first be divided by a ratio ranging from 1 to 64, the actual ratio being selected by the CKS2~CKS0 and HLCLK bits in the SMOD register. Although a high speed oscillator is used, running the microcontroller at a divided clock ratio reduces the operating current.

SLOW Mode

This is also a mode where the microcontroller operates normally although now with a slower speed clock source. The clock source used will be from one of the low speed oscillators, either the LXT or the LIRC. Running the microcontroller in this mode allows it to run with much lower operating currents. In the SLOW Mode, the f_H is off.

SLEEP0 Mode

The SLEEP Mode is entered when an HALT instruction is executed and when the IDLEN bit in the SMOD register is low. In the SLEEP0 mode the CPU will be stopped, and the f_{SUB} and f_{S} clocks will be stopped too, and the Watchdog Timer function is disabled. In this mode, the LVDEN is must cleared to zero. If the LVDEN is set high, it won't enter the SLEEP0 Mode.

SLEEP1 Mode

The SLEEP Mode is entered when an HALT instruction is executed and when the IDLEN bit in the SMOD register is low. In the SLEEP1 mode the CPU will be stopped. However the f_{SUB} and f_{S} clocks will continue to operate if the LVDEN is "1" or the Watchdog Timer function is enabled and if its clock source is chosen via configuration option to come from the f_{SUB} .



IDLE0 Mode

The IDLE0 Mode is entered when a HALT instruction is executed and when the IDLEN bit in the SMOD register is high and the FSYSON bit in the CTRL register is low. In the IDLE0 Mode the system oscillator will be inhibited from driving the CPU but some peripheral functions will remain operational such as the Watchdog Timer, TMs, LCD driver and SIM. In the IDLE0 Mode, the system oscillator will be stopped. In the IDLE0 Mode the Watchdog Timer clock, f_s , will either be on or off depending upon the f_s clock source. If the source is $f_{SYS}/4$ then the f_s clock will be off, and if the source comes from f_{SUB} then f_s will be on.

IDLE1 Mode

The IDLE1 Mode is entered when an HALT instruction is executed and when the IDLEN bit in the SMOD register is high and the FSYSON bit in the CTRL register is high. In the IDLE1 Mode the system oscillator will be inhibited from driving the CPU but may continue to provide a clock source to keep some peripheral functions operational such as the Watchdog Timer, TMs, LCD driver and SIM. In the IDLE1 Mode, the system oscillator will continue to run, and this system oscillator may be high speed or low speed system oscillator. In the IDLE1 Mode the Watchdog Timer clock, f_s , will be on. If the source is $f_{SYS}/4$ then the f_s clock will be on, and if the source comes from f_{SUB} then f_s will be on.

Control Register

The registers, SMOD and CTRL, are used for overall control of the internal clocks within the device.

SMOD Register

Bit	7	6	5	4	3	2	1	0
Name	CKS2	CKS1	CKS0	FSTEN	LTO	HTO	IDLEN	HLCLK
R/W	R/W	R/W	R/W	R/W	R	R	R/W	R/W
POR	0	0	0	0	0	0	1	1

Bit 7~5 CKS2~CKS0: The system clock selection when HLCLK is "0"

or f_{LIRC}) or f_{LIRC})

	C11000
000:	f _{SUB} (f _{LX1}
001:	f_{SUB} (f_{LXT}
010:	$f_{\rm H}/64$
011:	$f_{\rm H}/32$
100:	$f_{\rm H}/16$
101:	$f_{\rm H}/8$
110:	$f_H/4$
111:	$f_{\rm H}/2$

These three bits are used to select which clock is used as the system clock source. In addition to the system clock source, which can be either the LXT or LIRC, a divided version of the high speed system oscillator can also be chosen as the system clock source.

Bit 4

FSTEN: Fast Wake-up Control (only for HXT)

0: Disable

1: Enable

This is the Fast Wake-up Control bit which determines if the f_{SUB} clock source is initially used after the device wakes up. When the bit is high, the f_{SUB} clock source can be used as a temporary system clock to provide a faster wake up time as the f_{SUB} clock is available.



		he low spee			ady flag wh			
	will be l change t	ow when ir	the SLEE vel after 1	P0 Mode b 024 clock d	n reset or a ut after a w cycles if the	ake-up has	occurred, t	he flag wil
Bit 2	HTO: H 0: Not 1: Rea		system osci	llator ready	flag			
	system o powered	oscillator is on and then	stable. This changes to	s flag is cle a high level	ady flag wh eared to zer l after the hi	o by hardw gh speed sys	are when tl stem oscilla	ne device is tor is stable
	power-or up has o	n. The flag ccurred, the	will be low e flag will c	when in the second s	s "1" by the he SLEEP of high level a veles if the l	or IDLE0 N after 1024 c	Node but af lock cycles	ter a wake if the HXT
Bit 1	IDLEN: 0: Disa 1: Ena		de control					
	instructi device v but the FSYSON in IDLE	on is exect vill enter t system clo N bit is high	ited. If this he IDLE N ck will con h. If FSYSC the bit is lo	s bit is high Aode. In th ntinue to ke ON bit is low	determine: n, when a H e IDLE1 M eep the per w, the CPU ce will ente	HALT instr Aode the C ripheral fur and the sys	uction is ex PU will st actions ope	xecuted the op running trational, is will all stop
Bit 0		C: system cl $\sim f_{\rm H}/64$ or		on				
	the system $f_H/2 \sim f_H/c$	em clock. V 64 or f _{SUB} (When the b clock will	bit is high t be selected	c or the f_H/f_H cloch the f_H cloch l. When sy ill be auton	k will be so stem clock	elected and switches	f if low the from the fr
	power.					je.		
RL Registe			_					
Bit Name	7 FSYSON	6	5	4	3	2 LVRF	1 LRF	0 WRF
R/W	R/W					R/W	R/W	VVIXI

ittainto	1010011					2010	E 1 (1		
R/W	R/W	—	—	—	—	R/W	R/W	R/W	
POR	0	—	—	—		х	0	0	
Bit 7 FSYSON: f _{SYS} Control in IDLE Mode 0: Disable 1: Enable									
Bit 6~3	Unimplemented, read as "0"								

		,
Bit 2	LVRF: LVR	function reset flag
	Described els	sewhere.

- Bit 1 LRF: LVR Control register software reset flag Described elsewhere.
- Bit 0 WRF: WDT Control register software reset flag Described elsewhere.



Fast Wake-up

To minimise power consumption the device can enter the SLEEP or IDLE0 Mode, where the system clock source to the device will be stopped. However when the device is woken up again, it can take a considerable time for the original system oscillator to restart, stabilise and allow normal operation to resume. To ensure the device is up and running as fast as possible a Fast Wake-up function is provided, which allows f_{SUB} , namely either the LXT or LIRC oscillator, to act as a temporary clock to first drive the system until the original system oscillator has stabilised. As the clock source for the Fast Wake-up function is f_{SUB} , the Fast Wake-up function is only available in the SLEEP1 and IDLE0 modes. When the device is woken up from the SLEEP0 mode, the Fast Wake-up function has no effect because the f_{SUB} clock is stopped. The Fast Wake-up enable/disable function is controlled using the FSTEN bit in the SMOD register.

If the HXT oscillator is selected as the NORMAL Mode system clock, and if the Fast Wake-up function is enabled, then it will take one to two t_{SUB} clock cycles of the LIRC or LXT oscillator for the system to wake-up. The system will then initially run under the f_{SUB} clock source until 1024 HXT clock cycles have elapsed, at which point the HTO flag will switch high and the system will switch over to operating from the HXT oscillator.

If the HIRC oscillator or LIRC oscillator is used as the system oscillator then it will take $15\sim16$ clock cycles of the HIRC or $1\sim2$ cycles of the LIRC to wake up the system from the SLEEP or IDLE0 Mode. The Fast Wake-up bit, FSTEN will have no effect in these cases.

System Oscillator	FSTEN Bit	Wake-up Time (SLEEP0 Mode)	Wake-up Time (SLEEP1 Mode)	Wake-up Time (IDLE0 Mode)	Wake-up Time (IDLE1 Mode)
	0	1024 HXT cycles	1024 HXT cycles		1~2 HXT cycles
НХТ	1	1024 HXT cycles	HXT cycles and th	$1\sim 2 f_{SUB}$ cycles (System runs with f_{SUB} first for 1024 HXT cycles and then switches over to run with the HXT clock)	
HIRC	×	15~16 HIRC cycles	15~16 HIRC cycles		1~2 HIRC cycles
LIRC	×	1~2 LIRC cycles	1~2 LIRC cycles		1~2 LIRC cycles
LXT	×	1024 LXT cycles	1024 LXT cycles	1024 LXT cycles	

Wake-Up Times

"×": don't care

Note that if the Watchdog Timer is disabled, which means that the LXT and LIRC are all both off, then there will be no Fast Wake-up function available when the device wake-up from the SLEEPO Mode.




Operating Mode Switching

The device can switch between operating modes dynamically allowing the user to select the best performance/power ratio for the present task in hand. In this way microcontroller operations that do not require high performance can be executed using slower clocks thus requiring less operating current and prolonging battery life in portable applications.

In simple terms, Mode Switching between the NORMAL Mode and SLOW Mode is executed using the HLCLK bit and CKS2~CKS0 bits in the SMOD register while Mode Switching from the NORMAL/SLOW Modes to the SLEEP/IDLE Modes is executed via the HALT instruction. When a HALT instruction is executed, whether the device enters the IDLE Mode or the SLEEP Mode is determined by the condition of the IDLEN bit in the SMOD register and FSYSON in the CTRL register.

When the HLCLK bit switches to a low level, which implies that clock source is switched from the high speed clock source, $f_{\rm H}$, to the clock source, $f_{\rm H}/2 \sim f_{\rm H}/64$ or $f_{\rm SUB}$. If the clock is from the $f_{\rm SUB}$, the high speed clock source will stop running to conserve power. When this happens it must be noted that the $f_{\rm H}/16$ and $f_{\rm H}/64$ internal clock sources will also stop running, which may affect the operation of other internal functions such as the TMs and the SIM. The accompanying flowchart shows what happens when the device moves between the various operating modes.






NORMAL Mode to SLOW Mode Switching

When running in the NORMAL Mode, which uses the high speed system oscillator, and therefore consumes more power, the system clock can switch to run in the SLOW Mode by set the HLCLK bit to "0" and set the CKS2~CKS0 bits to "000" or "001" in the SMOD register. This will then use the low speed system oscillator which will consume less power. Users may decide to do this for certain operations which do not require high performance and can subsequently reduce power consumption.


The SLOW Mode is sourced from the LXT or the LIRC oscillators and therefore requires these oscillators to be stable before full mode switching occurs. This is monitored using the LTO bit in the SMOD register.





SLOW Mode to NORMAL Mode Switching

In SLOW Mode the system uses either the LXT or LIRC low speed system oscillator. To switch back to the NORMAL Mode, where the high speed system oscillator is used, the HLCLK bit should be set high or HLCLK bit is "0", but CKS2~CKS0 is set to "010", "011", "100", "101", "110" or "111". As a certain amount of time will be required for the high frequency clock to stabilise, the status of the HTO bit is checked. The amount of time required for high speed system oscillator stabilization depends upon which high speed system oscillator type is used.



Entering the SLEEP0 Mode

There is only one way for the device to enter the SLEEP0 Mode and that is to execute the "HALT" instruction in the application program with the IDLEN bit in SMOD register equal to "0" and the WDT and LVD both off. When this instruction is executed under the conditions described above, the following will occur:

- The system clock and the f_{SUB} clock will be stopped and the application program will stop at the "HALT" instruction.
- The Data Memory contents and registers will maintain their present condition.
- The WDT will be cleared and stopped no matter if the WDT clock source originates from the f_{SUB} clock or from the system clock.
- The I/O ports will maintain their present conditions.
- In the status register, the Power Down flag, PDF, will be set and the Watchdog time-out flag, TO, will be cleared.



Entering the SLEEP1 Mode

There is only one way for the device to enter the SLEEP1 Mode and that is to execute the "HALT" instruction in the application program with the IDLEN bit in SMOD register equal to "0" and the WDT or LVD on. When this instruction is executed under the conditions described above, the following will occur:

- The system clock will be stopped and the application program will stop at the "HALT" instruction, but the WDT or LVD will remain with the clock source coming from the f_{SUB} clock.
- The Data Memory contents and registers will maintain their present condition.
- The WDT will be cleared and resume counting if the WDT clock source is selected to come from the f_{SUB} clock as the WDT is enabled.
- The I/O ports will maintain their present conditions.
- In the status register, the Power Down flag, PDF, will be set and the Watchdog time-out flag, TO, will be cleared.

Entering the IDLE0 Mode

There is only one way for the device to enter the IDLE0 Mode and that is to execute the "HALT" instruction in the application program with the IDLEN bit in SMOD register equal to "1" and the FSYSON bit in CTRL register equal to "0". When this instruction is executed under the conditions described above, the following will occur:

- The system clock will be stopped and the application program will stop at the "HALT" instruction, but the f_{SUB} clock will be on.
- The Data Memory contents and registers will maintain their present condition.
- The WDT will be cleared and resume counting if the WDT clock source is selected to come from the f_{SUB} clock and the WDT is enabled. The WDT will stop if its clock source originates from the system clock.
- The I/O ports will maintain their present conditions.
- In the status register, the Power Down flag, PDF, will be set and the Watchdog time-out flag, TO, will be cleared.

Entering the IDLE1 Mode

There is only one way for the device to enter the IDLE1 Mode and that is to execute the "HALT" instruction in the application program with the IDLEN bit in SMOD register equal to "1" and the FSYSON bit in CTRL register equal to "1". When this instruction is executed under the conditions described above, the following will occur:

- The system clock and the f_{SUB} clock will be on and the application program will stop at the "HALT" instruction.
- The Data Memory contents and registers will maintain their present condition.
- The WDT will be cleared and resume counting if the WDT is enabled regardless of the WDT clock source which originates from the f_{SUB} clock or from the system clock.
- The I/O ports will maintain their present conditions.
- In the status register, the Power Down flag, PDF, will be set and the Watchdog time-out flag, TO, will be cleared.



Standby Current Considerations

As the main reason for entering the SLEEP or IDLE Mode is to keep the current consumption of the device to as low a value as possible, perhaps only in the order of several micro-amps except in the IDLE1 Mode, there are other considerations which must also be taken into account by the circuit designer if the power consumption is to be minimised. Special attention must be made to the I/O pins on the device. All high-impedance input pins must be connected to either a fixed high or low level as any floating input pins could create internal oscillations and result in increased current consumption. This also applies to the device which has different package types, as there may be unbonbed pins. These must either be setup as outputs or if setup as inputs must have pull-high resistors connected.

Care must also be taken with the loads, which are connected to I/O pins, which are setup as outputs. These should be placed in a condition in which minimum current is drawn or connected only to external circuits that do not draw current, such as other CMOS inputs. Also note that additional standby current will also be required if the configuration options have enabled the LXT or LIRC oscillator.

In the IDLE1 Mode the system oscillator is on, if the system oscillator is from the high speed system oscillator, the additional standby current will also be perhaps in the order of several hundred microamps.

Wake-up

After the system enters the SLEEP or IDLE Mode, it can be woken up from one of various sources listed as follows:

- An external falling edge on Port A
- A system interrupt
- A WDT overflow

If the device is woken up by a WDT overflow, a Watchdog Timer reset will be initiated. The PDF flag is cleared by a system power-up or executing the clear Watchdog Timer instructions and is set when executing the "HALT" instruction. The TO flag is set if a WDT time-out occurs, and causes a wake-up that only resets the Program Counter and Stack Pointer, the other flags remain in their original status.

Each pin on Port A can be setup using the PAWU register to permit a negative transition on the pin to wake-up the system. When a Port A pin wake-up occurs, the program will resume execution at the instruction following the "HALT" instruction. If the system is woken up by an interrupt, then two possible situations may occur. The first is where the related interrupt is disabled or the instruction following the "HALT" instruction, the program will resume execution at the instruction following the "HALT" instruction, the related interrupt is disabled or the instruction following the "HALT" instruction. In this situation, the interrupt which woke-up the device will not be immediately serviced, but will rather be serviced later when the related interrupt is enabled and the stack is not full, in which case the regular interrupt response takes place. If an interrupt request flag is set high before entering the SLEEP or IDLE Mode, the wake-up function of the related interrupt will be disabled.



Programming Considerations

The HXT and LXT oscillators both use the same SST counter. For example, if the system is woken up from the SLEEP0 Mode and both the HXT and LXT oscillators need to start-up from an off state. The LXT oscillator uses the SST counter after HXT oscillator has finished its SST period.

- If the device is woken up from the SLEEP0 Mode to the NORMAL Mode, the high speed system oscillator needs an SST period. The device will execute first instruction after HTO is "1". At this time, the LXT oscillator may not be stability if f_{SUB} is from LXT oscillator. The same situation occurs in the power-on state. The LXT oscillator is not ready yet when the first instruction is executed.
- If the device is woken up from the SLEEP1 Mode to NORMAL Mode, and the system clock source is from HXT oscillator and FSTEN is "1", the system clock can be switched to the LXT or LIRC oscillator after wake up.
- There are peripheral functions, such as WDT, TMs, LCD driver and SIM, for which the f_{SYS} is used. If the system clock source is switched from f_H to f_{SUB} , the clock source to the peripheral functions mentioned above will change accordingly.

Watchdog Timer

The Watchdog Timer is provided to prevent program malfunctions or sequences from jumping to unknown locations, due to certain uncontrollable external events such as electrical noise.

Watchdog Timer Clock Source

The Watchdog Timer clock source is provided by the internal clock, f_s , which is in turn supplied by one of two sources selected by configuration option: f_{SUB} or $f_{SYS}/4$. The f_{SUB} clock can be sourced from either the LXT or LIRC oscillators, again chosen via a configuration option. The Watchdog Timer source clock is then subdivided by a ratio of 2^8 to 2^{18} to give longer timeouts, the actual value being chosen using the WS2~WS0 bits in the WDTC register. The LIRC internal oscillator has an approximate period of 32kHz at a supply voltage of 5V. However, it should be noted that this specified internal clock period can vary with V_{DD} , temperature and process variations. The LXT oscillator is supplied by an external 32.768kHz crystal. The other Watchdog Timer clock source option is the $f_{SYS}/4$ clock.

Watchdog Timer Control Register

A single register, WDTC, controls the required timeout period as well as the enable/disable operation. This register together with several configuration options control the overall operation of the Watchdog Timer.



WDTC Register

Bit	7	6	5	4	3	2	1	0
Name	WE4	WE3	WE2	WE1	WE0	WS2	WS1	WS0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	1	0	1	0	0	1	1

Bit 7~3 WE4~WE0: WDT function software control

If the WDT configuration option is "always enable":

10101 or 01010: enable

Others: reset MCU

If the WDT configuration option is "controlled by the WDT control register":

10101: disable

01010: enable

Others: reset MCU

When these bits are changed by the environmental noise or software setting to reset the microcontroller, the reset operation will be activated after $2\sim3$ LIRC clock cycles and the WRF bit in the CTRL register will be set high.

Bit 2~0 WS2~WS0: WDT time-out period selection

000: 2 ⁸ /fs
001: $2^{10}/f_s$
010: $2^{12}/f_s$
011: $2^{14}/f_s$
100: $2^{15}/f_s$
$101: 2^{16}/f_s$
110: $2^{17}/f_s$
111: $2^{18}/f_s$

CTRL Register

Bit	7	6	5	4	3	2	1	0
Name	FSYSON	—	—	—		LVRF	LRF	WRF
R/W	R/W		—	_	—	R/W	R/W	R/W
POR	0	—	—	—	—	х	0	0

"x" unknown

FSYSON: f_{SYS} Control in IDLE Mode Bit 7 Described elsewhere. Bit 6~3 Unimplemented, read as "0" Bit 2 LVRF: LVR function reset flag Described elsewhere. Bit 1 LRF: LVR Control register software reset flag Described elsewhere. Bit 0 WRF: WDT Control register software reset flag 0: not occur 1: occurred This bit is set high by the WDT Control register software reset and cleared by the application program. Note that this bit can only be cleared to zero by the application program.



Watchdog Timer Operation

The Watchdog Timer operates by providing a device reset when its timer overflows. This means that in the application program and during normal operation the user has to strategically clear the Watchdog Timer before it overflows to prevent the Watchdog Timer from executing a reset. This is done using the clear watchdog instructions. If the program malfunctions for whatever reason, jumps to an unknown location, or enters an endless loop, these clear instructions will not be executed in the correct manner, in which case the Watchdog Timer will overflow and reset the device. Some of the Watchdog Timer options, such as always on select and clear instruction type are selected using configuration options. With regard to the Watchdog Timer enable/disable function, there are also five bits, WE4~WE0, in the WDTC register to offer additional enable/disable and reset control of the Watchdog Timer. If the WDT configuration option is determined that the WDT function is always enabled, the WE4~WE0 bits still have effects on the WDT function. When the WE4~WE0 bits value is equal to 01010B or 10101B, the WDT function is enabled. However, if the WE4~WE0 bits are changed to any other values except 01010B and 10101B, which is caused by the environmental noise or software setting, it will reset the microcontroller after 2~3 LIRC clock cycles. If the WDT configuration option is determined that the WDT function is controlled by the WDT control register, the WE4~WE0 values can determine which mode the WDT operates in. The WDT function will be disabled when the WE4~WE0 bits are set to a value of 10101B. The WDT function will be enabled if the WE4~WE0 bits value is equal to 01010B. If the WE4~WE0 bits are set to any other values by the environmental noise or software setting, except 01010B and 10101B, it will reset the device after 2~3 LIRC clock cycles. After power on these bits will have the value of 01010B.

WDT Configuration Option	WE4 ~ WE0 Bits	WDT Function	
Always Enable	01010B or 10101B	Enable	
Always Ellable	Any other values	Reset MCU	
	10101B	Disable	
Controlled by WDT Control Register	01010B	Enable	
	Any other values	Reset MCU	


Watchdog Timer Enable/Disable Control

Under normal program operation, a Watchdog Timer time-out will initialise a device reset and set the status bit TO. However, if the system is in the SLEEP or IDLE Mode, when a Watchdog Timer time-out occurs, the TO bit in the status register will be set and only the Program Counter and Stack Pointer will be reset. Three methods can be adopted to clear the contents of the Watchdog Timer. The first is a WDT reset, which means a certain value except 01010B and 10101B written into the WE4~WE0 bit filed, the second is using the Watchdog Timer software clear instructions and the third is via a HALT instruction.

There is only one method of using software instruction to clear the Watchdog Timer. That is to use the single "CLR WDT" instruction to clear the WDT.

The maximum time out period is when the 2^{18} division ratio is selected. As an example, with a 32kHz LIRC oscillator as its source clock, this will give a maximum watchdog period of around 8 second for the 2^{18} division ratio, and a minimum timeout of 7.8ms for the 2^{8} division ratio.





Reset and Initialisation

A reset function is a fundamental part of any microcontroller ensuring that the device can be set to some predetermined condition irrespective of outside parameters. The most important reset condition is after power is first applied to the microcontroller. In this case, internal circuitry will ensure that the microcontroller, after a short delay, will be in a well defined state and ready to execute the first program instruction. After this power-on reset, certain important internal registers will be set to defined states before the program commences. One of these registers is the Program Counter, which will be reset to zero forcing the microcontroller to begin program execution from the lowest Program Memory address.

Another type of reset is when the Watchdog Timer overflows and resets. All types of reset operations result in different register conditions being setup. Another reset exists in the form of a Low Voltage Reset, LVR, where a full reset, is implemented in situations where the power supply voltage falls below a certain threshold.

Reset Functions

There are four ways in which a reset can occur, through events occurring both internally and externally:

Power-on Reset

The most fundamental and unavoidable reset is the one that occurs after power is first applied to the microcontroller. As well as ensuring that the Program Memory begins execution from the first memory address, a power-on reset also ensures that certain other registers are preset to known conditions. All the I/O port and port control registers will power up in a high condition ensuring that all I/O ports will be first set to inputs.



Note: t_{RSTD} is power-on delay, typical time=50ms


Power-On Reset Timing Chart



Low Voltage Reset – LVR

LVRC Register

The microcontroller contains a low voltage reset circuit in order to monitor the supply voltage of the device. The LVR function is always enabled with a specific LVR voltage V_{LVR} . If the supply voltage of the device drops to within a range of 0.9V~ V_{LVR} such as might occur when changing the battery, the LVR will automatically reset the device internally and the LVRF bit in the CTRL register will also be set high. For a valid LVR signal, a low supply voltage, i.e., a voltage in the range between 0.9V~ V_{LVR} must exist for a time greater than that specified by t_{LVR} in the A.C. characteristics. If the low supply voltage state does not exceed this value, the LVR will ignore the low supply voltage and will not perform a reset function. The actual V_{LVR} value can be selected by the LVS bits in the LVRC register. If the LVS7~LVS0 bits are changed to some certain values by the environmental noise or software setting, the LVR will reset the device after 2~3 LIRC clock cycles. When this happens, the LRF bit in the CTRL register will be set high. After power on the register will have the value of 01010101B. Note that the LVR function will be automatically disabled when the device enters the power down mode.



Note: t_{RSTD} is power-on delay, typical time= 16.7ms

Low Voltage Reset Timing Chart

· · · · · · · · · · · · · · · · · · ·								
Bit	7	6	5	4	3	2	1	0
Name	LVS7	LVS6	LVS5	LVS4	LVS3	LVS2	LVS1	LVS0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	1	0	1	0	1	0	1

Bit 7~0 LVS7~LVS0: LVR voltage select

01010101: 2.1V 00110011: 2.55V 10011001: 3.15V 10101010: 3.8V

Other values: MCU reset (register is reset to POR value).


When an actual low voltage condition occurs, as specified by one of the four defined LVR voltage values above, an MCU reset will be generated. The reset operation will be activated after 2~3 LIRC clock cycles. In this situation the register contents will remain the same after such a reset occurs.

Any register value, other than the four defined LVR values above, will also result in the generation of an MCU reset. The reset operation will be activated after $2\sim3$ LIRC clock cycles. However in this situation the register contents will be reset to the POR value.



Bit	7	6	5	4	3	2	1	0		
Name	FSYSON	—	_	_	_	LVRF	LRF	WRF		
R/W	R/W — — — — R/W R/W R/V									
POR	0	_	_	—	_	х	0	0		
								'x" unkno		
Bit 7		N: fsys Con		E Mode						
	Describe	ed elsewher	e.							
Bit 6~3	Unimple	mented, rea	ad as "0"							
Bit 2	LVRF: 1	LVR function	on reset flag	g						
	0: not occur 1: occurred									
	This bit is set high when a specific Low Voltage Reset situation condition occurs. This									
				by the appl			condition	Jeeurs. 1		
Bit 1		-				5				
	LRF: LVR Control register software reset flag 0: not occur									
	1: occurred									
	This bit is set high if the LVRC register contains any non defined LVR voltage register									
	values. This in effect acts like a software reset function. This bit can only be cleared t zero by the application program.									
		ne applicat	ion prograf	n.						
2.0	-			0						
Bit 0	WRF: V			oftware res	et flag					

The Watchdog time-out Reset during normal operation is the same as LVR reset except that the Watchdog time-out flag TO will be set high.




Note: t_{RSTD} is power-on delay, typical time=16.7ms

WDT Time-out Reset during Normal Operation Timing Chart

Watchdog Time-out Reset during SLEEP or IDLE Mode

The Watchdog time-out Reset during SLEEP or IDLE Mode is a little different from other kinds of reset. Most of the conditions remain unchanged except that the Program Counter and the Stack Pointer will be cleared to zero and the TO flag will be set high. Refer to the A.C. Characteristics for t_{SST} details.



Note: The t_{SST} is 15~16 clock cycles if the system clock source is provided by HIRC. The t_{SST} is 1024 clock for HXT or LXT. The t_{SST} is 1~2 clock for LIRC.

WDT Time-out Reset during Sleep Timing Chart



Reset Initial Conditions

The different types of reset described affect the reset flags in different ways. These flags, known as PDF and TO are located in the status register and are controlled by various microcontroller operations, such as the SLEEP or IDLE Mode function or Watchdog Timer. The reset flags are shown in the table:

то	PDF	Reset Conditions
0	0	Power-on reset
u	u	LVR reset during Normal or SLOW Mode operation
1	u	WDT time-out reset during Normal or SLOW Mode operation
1	1	WDT time-out reset during IDLE or SLEEP Mode operation

Note: "u" stands for unchanged

The following table indicates the way in which the various components of the microcontroller are affected after a power-on reset occurs.

Item	Condition after Reset
Program Counter	Reset to zero
Interrupts	All interrupts will be disabled
WDT	Clear after reset, WDT begins counting
Timer/Event Counter	Timer Counter will be turned off
Input/Output Ports	I/O ports will be setup as inputs, and AN0~AN7 as A/D input pin.
Stack Pointer	Stack Pointer will point to the top of the stack

The different kinds of resets all affect the internal registers of the microcontroller in different ways. To ensure reliable continuation of normal program execution after a reset occurs, it is important to know what condition the microcontroller is in after a particular reset occurs. The following table describes how each type of reset affects each of the microcontroller internal registers.

Register	Power On Reset	LVR Reset	WDT Time-out (Normal Operation)	WDT Time-out (HALT)
MP0	XXXX XXXX	XXXX XXXX	XXXX XXXX	uuuu uuuu
MP1	XXXX XXXX	XXXX XXXX	XXXX XXXX	uuuu uuuu
ACC	XXXX XXXX	uuuu uuuu	uuuu uuuu	uuuu uuuu
PCL	0000 0000	0000 0000	0000 0000	0000 0000
TBLP	XXXX XXXX	uuuu uuuu	uuuu uuuu	uuuu uuuu
TBLH	XXXX XXXX	uuuu uuuu	uuuu uuuu	uuuu uuuu
ТВНР	x x x x	uuuu	uuuu	uuuu
STATUS	00 x x x x	uu uuuu	1u uuuu	11 uuuu
BP	00	00	00	u u
SMOD	0000 0011	0000 0011	0000 0011	uuuu uuuu
INTEG	0000	0000	0000	uuuu
LVDC	00-000	00-000	00-000	uu —uuu
INTC0	-000 0000	-000 0000	-000 0000	-uuu uuuu
INTC1	0000 0000	0000 0000	0000 0000	uuuu uuuu
INTC2	0000 0000	0000 0000	0000 0000	uuuu uuuu
MFI0	00 -00	00 -00	00-00	uu —uu
MFI1	0000 0000	0000 0000	0000 0000	uuuu uuuu
MFI2	0-00 0-00	0-00 0-00	0-00 0-00	u-uu u-uu
MFI3	00 -00	00 -00	00 -00	uu —uu
PAWU	0000 0000	0000 0000	0000 0000	uuuu uuuu
PAPU	0000 0000	0000 0000	0000 0000	uuuu uuuu
PA	1111 1111	1111 1111	1111 1111	uuuu uuuu



Register	Power On Reset	LVR Reset	WDT Time-out (Normal Operation)	WDT Time-out (HALT)
PAC	1111 1111	1111 1111	1111 1111	uuuu uuuu
PBPU	0000 0000	0000 0000	0000 0000	uuuu uuuu
PB	1111 1111	1111 1111	1111 1111	uuuu uuuu
PBC	1111 1111	1111 1111	1111 1111	uuuu uuuu
PCPU	0000 0000	0000 0000	0000 0000	uuuu uuuu
PC	1111 1111	1111 1111	1111 1111	uuuu uuuu
PCC	1111 1111	1111 1111	1111 1111	uuuu uuuu
PDPU	0000 0000	0000 0000	0000 0000	uuuu uuuu
PD	1111 1111	1111 1111	1111 1111	uuuu uuuu
PDC	1111 1111	1111 1111	1111 1111	uuuu uuuu
PEPU	0000 0000	0000 0000	0000 0000	uuuu uuuu
PE	1111 1111	1111 1111	1111 1111	uuuu uuuu
PEC	1111 1111	1111 1111	1111 1111	uuuu uuuu
PFPU	0	0	0	u
PF	1	1	1	u
PFC	1	1	1	u
WDTC	0101 0011	0101 0011	0101 0011	uuuu uuuu
ТВС	0011 0111	0011 0111	0011 0111	uuuu uuuu
ТМОСО	0000 0000	0000 0000	0000 0000	uuuu uuuu
TM0C1	0000 0000	0000 0000	0000 0000	uuuu uuuu
TMODL	0000 0000	0000 0000	0000 0000	uuuu uuuu
TMODH	0 0	00	00	uu
TMOAL	0000 0000	0000 0000	0000 0000	uuuu uuuu
ТМОАН	0 0	00	00	uu
PTM1C0	0000 0	0000 0	0000 0	uuuu u
PTM1C1	0000 0000	0000 0000	0000 0000	uuuu uuuu
PTM1DL	0000 0000	0000 0000	0000 0000	uuuu uuuu
PTM1DH	00	00	00	u u
PTM1AL	0000 0000	0000 0000	0000 0000	uuuu uuuu
PTM1AH	00	00	00	u u
PTM2C0	0000 0	0000 0	0000 0	uuuu u
PTM2C1	0000 0000	0000 0000	0000 0000	uuuu uuuu
PTM2DL	0000 0000	0000 0000	0000 0000	uuuu uuuu
PTM2DH	00	00	0 0	u u
PTM2AL	0000 0000	0000 0000	0000 0000	uuuu uuuu
PTM2AH	00	00	00	u u
PTM1RPL	0000 0000	0000 0000	0000 0000	uuuu uuuu
PTM1RPH	00	00	00	u u
PTM2RPL	0000 0000	0000 0000	0000 0000	uuuu uuuu
PTM2RPH	0 0	00	0 0	uu
CTRL0	000	000	000	u u u
LCDC	0000	0000	0000	uuuu
LCD1	0000 0000	0000 0000	0000 0000	<u>uuuu uuuu</u>
LCD2	0000 0000	0000 0000	0000 0000	
LCD3	0000 0000	0000 0000	0000 0000	
LCD4	0000 0000	0000 0000	0000 0000	
CP1C	1000 01	1000 01	1000 01	



Register	Power On Reset	LVR Reset	WDT Time-out (Normal Operation)	WDT Time-out (HALT)
CP0C	1000 01	1000 01	1000 01	uuuu uu
PWRC	0000	0000	0000	uuuu
PGAC0	-000 0000	-000 0000	-000 0000	-uuu uuuu
PGAC1	10 000-	10 000-	10 000-	uu uuu-
PGACS	00 0000	00 0000	00 0000	uu uuuu
USR	0000 1011	0000 1011	0000 1011	uuuu uuuu
UCR1	0000 00x0	0000 00x0	0000 00x0	uuuu uuuu
UCR2	0000 0000	0000 0000	0000 0000	uuuu uuuu
BRG	xxxx xxxx	XXXX XXXX	XXXX XXXX	uuuu uuuu
TXR/RXR	XXXX XXXX	XXXX XXXX	XXXX XXXX	uuuu uuuu
IRCTRL0	0000 0000	0000 0000	0000 0000	uuuu uuuu
IRCTRL1	0	0	0	u
ADCR0	0010 00-0	0010 00-0	0010 00-0	uuuu uu-u
ADCR1	0000 000-	0000 000-	0000 000-	uuuu uuu-
ADRL	XXXX XXXX	XXXX XXXX	XXXX XXXX	uuuu uuuu
ADRM	XXXX XXXX	XXXX XXXX	XXXX XXXX	uuuu uuuu
ADRH	X X X X	x x x x	X X X X	uuuu
ADCS	0 0000	0 0000	0 0000	u uuuu
LVRC	0101 0101	0101 0101	0101 0101	uuuu uuuu
CTRL	0 x 0 0	0 x 0 0	0 x 0 0	uuuu
SIMC0	111- 0000	111- 0000	111- 0000	uuu- uuuu
SIMC1	1000 0001	1000 0001	1000 0001	uuuu uuuu
SIMA/SIMC2	0000 0000	0000 0000	0000 0000	uuuu uuuu
SIMD	XXXX XXXX	XXXX XXXX	XXXX XXXX	uuuu uuuu
SIMTOC	0000 0000	0000 0000	0000 0000	uuuu uuuu
EEA	xx xxxx	xx xxxx	xx xxxx	uu uuuu
EED	XXXX XXXX	XXXX XXXX	XXXX XXXX	uuuu uuuu
EEC	0000	0000	0000	uuuu

Note: "u" stands for unchanged

"x" stands for unknown

"-" stands for unimplemented



Input/Output Ports

Holtek microcontrollers offer considerable flexibility on their I/O ports. With the input or output designation of every pin fully under user program control, pull-high selections for all ports and wake-up selections on certain pins, the user is provided with an I/O structure to meet the needs of a wide range of application possibilities.

The device provides bidirectional input/output lines labeled with port names PA~PF. These I/O ports are mapped to the RAM Data Memory with specific addresses as shown in the Special Purpose Data Memory table. All of these I/O ports can be used for input and output operations. For input operation, these ports are non-latching, which means the inputs must be ready at the T2 rising edge of instruction "MOV A, [m]", where m denotes the port address. For output operation, all the data is latched and remains unchanged until the output latch is rewritten.

I/O Register List

Register				В	it			
Name	7	6	5	4	3	2	1	0
PAWU	D7	D6	D5	D4	D3	D2	D1	D0
PAPU	D7	D6	D5	D4	D3	D2	D1	D0
PA	D7	D6	D5	D4	D3	D2	D1	D0
PAC	D7	D6	D5	D4	D3	D2	D1	D0
PBPU	D7	D6	D5	D4	D3	D2	D1	D0
PB	D7	D6	D5	D4	D3	D2	D1	D0
PBC	D7	D6	D5	D4	D3	D2	D1	D0
PCPU	D7	D6	D5	D4	D3	D2	D1	D0
PC	D7	D6	D5	D4	D3	D2	D1	D0
PCC	D7	D6	D5	D4	D3	D2	D1	D0
PDPU	D7	D6	D5	D4	D3	D2	D1	D0
PD	D7	D6	D5	D4	D3	D2	D1	D0
PDC	D7	D6	D5	D4	D3	D2	D1	D0
PEPU	D7	D6	D5	D4	D3	D2	D1	D0
PE	D7	D6	D5	D4	D3	D2	D1	D0
PEC	D7	D6	D5	D4	D3	D2	D1	D0
PFPU	_						_	D0
PF	—	—						D0
PFC	_	_	_	_	_	_		D0



Pull-high Resistors

Many product applications require pull-high resistors for their switch inputs usually requiring the use of an external resistor. To eliminate the need for these external resistors, all I/O pins, when configured as an input have the capability of being connected to an internal pull-high resistor. These pull-high resistors are selected using registers PAPU~PFPU, and are implemented using weak PMOS transistors.

PAPU Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit $7 \sim 0$ Port A bit $7 \sim$ bit 0 Pull-high Control

0: Disable 1: Enable

PBPU Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 Port B bit 7 ~ bit 0 Pull-high Control 0: Disable

1: Enable

1: Enable

PCPU Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit $7 \sim 0$ Port C bit $7 \sim$ bit 0 Pull-high Control

0: Disable

1: Enable

PDPU Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 Port D bit 7 ~ bit 0 Pull-high Control

0: Disable

1: Enable



PEPU Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit $7 \sim 0$ Port E bit $7 \sim$ bit 0 Pull-high Control

1: Enable

PFPU Register

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	_	—	—	_	D0
R/W	—	—	—	_	_	—	—	R/W
POR	—	_	—	_	_	_	—	0

Bit 7~1 Unimplemented, read as "0"

Bit 0 Port F bit 0 Pull-high Control 0: Disable

1: Enable

Port A Wake-up

The HALT instruction forces the microcontroller into the SLEEP or IDLE Mode which preserves power, a feature that is important for battery and other low-power applications. Various methods exist to wake-up the microcontroller, one of which is to change the logic condition on one of the Port A pins from high to low. This function is especially suitable for applications that can be woken up via external switches. Each pin on Port A can be selected individually to have this wake-up feature using the PAWU register.

PAWU Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 Port A bit 7~bit 0 Wake-up Control 0: Disable

I/O Port Control Registers

Each I/O port has its own control register known as PAC~PFC, to control the input/output configuration. With this control register, each CMOS output or input can be reconfigured dynamically under software control. Each pin of the I/O ports is directly mapped to a bit in its associated port control register. For the I/O pin to function as an input, the corresponding bit of the control register must be written as a "1". This will then allow the logic state of the input pin to be directly read by instructions. When the corresponding bit of the control register is written as a "0", the I/O pin will be setup as a CMOS output. If the pin is currently setup as an output, instructions can still be used to read the output register. However, it should be noted that the program will in fact only read the status of the output data latch and not the actual logic status of the output pin.

^{0:} Disable

^{1:} Enable



PAC Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	1	1	1	1	1	1	1	1

Bit 7~0 Port A bit 7 ~ bit 0 Input/Output Control

1: Input

PBC Register

-								
Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	1	1	1	1	1	1	1	1

Bit 7~0 Port B bit 7 ~ bit 0 Input/Output Control

0: Output

1: Input

PCC Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	1	1	1	1	1	1	1	1

Bit 7~0

Port C bit 7 ~ bit 0 Input/Output Control 0: Output

1: Input

PDC Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	1	1	1	1	1	1	1	1

Bit 7~0 Port D bit 7 ~ bit 0 Input/Output Control

0: Output

1: Input

PEC Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	1	1	1	1	1	1	1	1

Bit 7~0

Port E bit 7 ~ bit 0 Input/Output Control

0: Output 1: Input

^{0:} Output



PFC Register

Bit	7	6	5	4	3	2	1	0
Name	_	—	_	_	—	—	—	D0
R/W	_	_	_	_	_	_	_	R/W
POR	_	_	_	_	_	_	_	1

Bit 7~1 Unimplemented, read as "0"


Bit 0 Port F bit 0 Input/Output Control

0: Output

1: Input

I/O Pin Structures

The accompanying diagrams illustrate the internal structures of some generic I/O pin types. As the exact logical construction of the I/O pin will differ from these drawings, they are supplied as a guide only to assist with the functional understanding of the I/O pins. The wide range of pin-shared structures does not permit all types to be shown.



Programming Considerations

Within the user program, one of the first things to consider is port initialisation. After a reset, all of the I/O data and port control registers will be set high. This means that all I/O pins will default to an input state, the level of which depends on the other connected circuitry and whether pull-high selections have been chosen. If the port control registers, PAC~PFC, are then programmed to setup some pins as outputs, these output pins will have an initial high output value unless the associated port data registers, PA~PF, are first programmed. Selecting which pins are inputs and which are outputs can be achieved byte-wide by loading the correct values into the appropriate port control register or by programming individual bits in the port control register using the "SET [m].i" and "CLR [m].i" instructions. Note that when using these bit control instructions, a read-modify-write operation takes place. The microcontroller must first read in the data on the entire port, modify it to the required new bit values and then rewrite this data back to the output ports.

Port A has the additional capability of providing wake-up functions. When the device is in the SLEEP or IDLE Mode, various methods are available to wake the device up. One of these is a high to low transition of any of the Port A pins. Single or multiple pins on Port A can be setup to have this function.



Timer Modules – TM

One of the most fundamental functions in any microcontroller device is the ability to control and measure time. To implement time related functions each device includes several Timer Modules, abbreviated to the name TM. The TMs are multi-purpose timing units and serve to provide operations such as Timer/Counter, Input Capture, Compare Match Output and Single Pulse Output as well as being the functional unit for the generation of PWM signals. Each of the TMs has two individual interrupts. The addition of input and output pins for each TM ensures that users are provided with timing units with a wide and flexible range of features.

The common features of the different TM types are described here with more detailed information provided in the individual Compact and Periodic TM sections.

Introduction

The device contains three TMs having a reference name of TM0, TM1 and TM2. Each individual TM can be categorised as a certain type, namely Compact Type TM or Periodic Type TM. Although similar in nature, the different TM types vary in their feature complexity. The common features to all of the Compact and Periodic TMs will be described in this section, the detailed operation regarding each of the TM types will be described in separate sections. The main features and differences between the two types of TMs are summarised in the accompanying table.

Function	СТМ	РТМ
Timer/Counter	\checkmark	\checkmark
I/P Capture	—	√
Compare Match Output	\checkmark	√
PWM Channels	1	1
Single Pulse Output	—	1
PWM Alignment	Edge	Edge
PWM Adjustment Period & Duty	Duty or Period	Duty or Period

Device	ТМО	TM1	TM2
HT67F5640	10-bit CTM	10-bit PTM	10-bit PTM

TM Name/Type Reference

TM Operation

The two different types of TM offer a diverse range of functions, from simple timing operations to PWM signal generation. The key to understanding how the TM operates is to see it in terms of a free running counter whose value is then compared with the value of pre-programmed internal comparators. When the free running counter has the same value as the pre-programmed comparator, known as a compare match situation, a TM interrupt signal will be generated which can clear the counter and perhaps also change the condition of the TM output pin. The internal TM counter is driven by a user selectable clock source, which can be an internal clock or an external pin.



TM Clock Source

The clock source which drives the main counter in each TM can originate from various sources. The selection of the required clock source is implemented using the TnCK2~TnCK0 bits in the TM control registers. The clock source can be a ratio of either the system clock f_{SYS} or the internal high clock f_{H} , the f_{SUB} clock source or the external TCKn pin. The TCKn pin clock source is used to allow an external signal to drive the TM as an external clock source or for event counting.

TM Interrupts

The Compact Type and Periodic Type TMs each have two internal interrupts, one for each of the internal comparator A or comparator P, which generate a TM interrupt when a compare match condition occurs. When a TM interrupt is generated it can be used to clear the counter and also to change the state of the TM output pin.

TM External Pins

Each of the TMs, irrespective of what type, has one TM input pin, with the label TCKn. The TM input pin is essentially a clock source for the TM and is selected using the TnCK2~TnCK0 bits in the TMnC0/PTMnC0 register. This external TM input pin allows an external clock source to drive the internal TM. This external TM input pin is shared with other functions but will be connected to the internal TM if selected using the TnCK2~TnCK0 bits. The TM input pin can be chosen to have either a rising or falling active edge.

The TMs each have two output pins with the label TPn. When the TM is in the Compare Match Output Mode, these pins can be controlled by the TM to switch to a high or low level or to toggle when a compare match situation occurs. The external TPn output pin is also the pin where the TM generates the PWM output waveform. As the TM output pins are pin-shared with other function, the TM output function must first be setup using the CTRL0 register. A single bit in one of the registers determines if its associated pin is to be used as an external TM output pin or if it is to have another function. The number of output pins for each TM type is different, the details are provided in the accompanying table.

All TM output pin names have a "_n" suffix. Pin names that include a "_0" or "_1" suffix indicate that they are from a TM with multiple output pins. This allows the TM to generate a complimentary output pair, selected using the I/O register data bits.

TM0	TM1	TM2	Register
TP0_0, TP0_1	TP1_0, TP1_1	TP2_0, TP2_1	CTRL0

TM Output Pins



TM Input/Output Pin Control Registers

Selecting to have a TM input/output or whether to retain its other shared functions is implemented using one register with a single bit in each register corresponding to a TM input/output pin. When the TMn is enabled, if the corresponding pin is setup as a TM input/output, and the complimentary output will be as a normal I/O pin.


CTRL0 Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	TP2CPS	TP1CPS	TP0CPS
R/W	—	_		—	—	R/W	R/W	R/W
POR	—	—	—	—	—	0	0	0
Bit 7~3	Unimplemented, read as "0"							
Bit 2	TP2CPS: TP2_0, TP2_1 pin selection 0: TP2_0 1: TP2_1 When TM2 is enabled, the output function of TP2_0 is timer, then the TP2_1 is I/O, and vice versa.							
Bit 1	TP1CPS: TP1_0, TP1_1 pin selection 0: TP1_0 1: TP1_1 When TM1 is enabled, the output function of TP1_0 is timer, then the TP1_1 is I/O, and vice versa.							
Bit 0	0: TP0 1: TP0	_1 M0 is enab			on of TP0_	0 is timer, t	then the TF	20_1 is I/O,



Programming Considerations

The TM Counter Registers and the Capture/Compare CCRA and CCRP registers, being 10-bit, all have a low and high byte structure. The high bytes can be directly accessed, but as the low bytes can only be accessed via an internal 8-bit buffer, reading or writing to these register pairs must be carried out in a specific way. The important point to note is that data transfer to and from the 8-bit buffer and its related low byte only takes place when a write or read operation to its corresponding high byte is executed. As the CCRA and CCRP registers are implemented in the way shown in the following diagram and accessing the register is carried out in a specific way described above, it is recommended to use the "MOV" instruction to access the CCRA and CCRP low byte registers, named TMxAL/PTMxAL and PTMxRPL, using the following access procedures. Accessing the CCRA or CCRP low byte register without following these access procedures will result in unpredictable values.



The following steps show the read and write procedures:

- Writing Data to CCRA or CCRP
 - Step 1. Write data to Low Byte TMxAL/PTMxAL or PTMxRPL Note that here data is only written to the 8-bit buffer.
 - Step 2. Write data to High Byte TMxAH/PTMxAH or PTMxRPH

 Here data is written directly to the high byte registers and simultaneously data is latched from the 8-bit buffer to the Low Byte registers.
- Reading Data from the Counter Registers and CCRA or CCRP
 - Step 1. Read data from the High Byte TMxDH/PTMxDH, TMxAH/PTMxAH or PTMxRPH

 Here data is read directly from the High Byte registers and simultaneously data is latched from the Low Byte register into the 8-bit buffer.
 - Step 2. Read data from the Low Byte TMxDL/PTMxDL, TMxAL/PTMxAL or PTMxRPL This step reads data from the 8-bit buffer.



Compact Type TM – CTM


Although the simplest form of the two TM types, the Compact TM type still contains three operating modes, which are Compare Match Output, Timer/Event Counter and PWM Output modes. The Compact TM can be controlled with an external input pin and can drive two external output pins. These two external output pins can be the same signal or the inverse signal.

Name	TM No.	TM Input Pin	TM Output Pin
10-bit CTM	0	TCK0	TP0_0, TP0_1

Compact TM Operation

At its core is a 10-bit count-up counter which is driven by a user selectable internal or external clock source. There are also two internal comparators with the names, Comparator A and Comparator P. These comparators will compare the value in the counter with CCRP and CCRA registers. The CCRP is three bits wide whose value is compared with the highest three bits in the counter while the CCRA is the ten bits and therefore compares with all counter bits.

The only way of changing the value of the 10-bit counter using the application program, is to clear the counter by changing the TnON bit from low to high. The counter will also be cleared automatically by a counter overflow or a compare match with one of its associated comparators. When these conditions occur, a TM interrupt signal will also usually be generated. The Compact Type TM can operate in a number of different operational modes, can be driven by different clock sources including an input pin and can also control an output pin. All operating setup conditions are selected using relevant internal registers.



Compact Type TM Block Digram (n=0)



Compact Type TM Register Description

Overall operation of the Compact TM is controlled using six registers. A read only register pair exists to store the internal counter 10-bit value, while a read/write register pair exists to store the internal 10-bit CCRA value. The remaining two registers are control registers which setup the different operating and control modes as well as the three CCRP bits.

Name	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
TMnC0	TnPAU	TnCK2	TnCK1	TnCK0	TnON	TnRP2	TnRP1	TnRP0
TMnC1	TnM1	TnM0	TnIO1	TnIO0	TnOC	TnPOL	TnDPX	TnCCLR
TMnDL	D7	D6	D5	D4	D3	D2	D1	D0
TMnDH	—	—	—	—	—	_	D9	D8
TMnAL	D7	D6	D5	D4	D3	D2	D1	D0
TMnAH	_	_	_	_	_	_	D9	D8

Compact TM Register List (n=0)

TMnC0 Register (n=0)

Bit	7	6	5	4	3	2	1	0
Name	TnPAU	TnCK2	TnCK1	TnCK0	TnON	TnRP2	TnRP1	TnRP0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7

TnPAU: TMn Counter Pause Control

0: Run 1: Pause

The counter can be paused by setting this bit high. Clearing the bit to zero restores normal counter operation. When in a Pause condition the TM will remain powered up and continue to consume power. The counter will retain its residual value when this bit changes from low to high and resume counting from this value when the bit changes to a low value again.

Bit 6~4 TnCK2~TnCK0: Select TMn Counter clock

- 000: f_{SYS}/4
- 001: f_{sys}
- 010: f_H/16
- 011: f_H/64
- 100: f_{SUB}
- 101: Reserved
- 110: TCKn rising edge clock
- 111: TCKn falling edge clock

These three bits are used to select the clock source for the TM. Selecting the Reserved clock input will effectively disable the internal counter. The external pin clock source can be chosen to be active on the rising or falling edge. The clock source f_{SYS} is the system clock, while f_H and f_{SUB} are other internal clocks, the details of which can be found in the oscillator section.

Bit 3 **TnON:** TMn Counter On/Off Control

0: Off

1: On

This bit controls the overall on/off function of the TM. Setting the bit high enables the counter to run, clearing the bit disables the TM. Clearing this bit to zero will stop the counter from counting and turn off the TM which will reduce its power consumption. When the bit changes state from low to high the internal counter value will be reset to zero, however when the bit changes from high to low, the internal counter will retain its residual value. If the TM is in the Compare Match Output Mode then the TM output pin will be reset to its initial condition, as specified by the TnOC bit, when the TnON bit changes from low to high.

Bit 2~0 **TnRP2~TnRP0:** TMn CCRP 3-bit register, compared with the TMn Counter bit 9~bit



7 Comparator P Match Period 000: 1024 TMn clocks 001: 128 TMn clocks 010: 256 TMn clocks 011: 384 TMn clocks 100: 512 TMn clocks 101: 640 TMn clocks 110: 768 TMn clocks 111: 896 TMn clocks

These three bits are used to setup the value on the internal CCRP 3-bit register, which are then compared with the internal counter's highest three bits. The result of this comparison can be selected to clear the internal counter if the TnCCLR bit is set to zero. Setting the TnCCLR bit to zero ensures that a compare match with the CCRP values will reset the internal counter. As the CCRP bits are only compared with the highest three counter bits, the compare values exist in 128 clock cycle multiples. Clearing all three bits to zero is in effect allowing the counter to overflow at its maximum value.

TMnC1 Register (n=0)

Bit	7	6	5	4	3	2	1	0
Name	TnM1	TnM0	TnIO1	TnIO0	TnOC	TnPOL	TnDPX	TnCCLR
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 TnM1~TnM0: Select TMn Operating Mode

00: Compare Match Output Mode

01: Undefined

10: PWM Mode

11: Timer/Counter Mode

These bits setup the required operating mode for the TM. To ensure reliable operation the TM should be switched off before any changes are made to the TnM1 and TnM0 bits. In the Timer/Counter Mode, the TM output pin control must be disabled.

Bit 5~4 **TnIO1~TnIO0:** Select TPn_0, TPn_1 output function

Compare Match Output Mode

- 00: No change
- 01: Output low
- 10: Output high
- 11: Toggle output
- PWM Mode
 - 00: PWM Output inactive state
- 01: PWM Output active state
- 10: PWM output
- 11: Undefined

Timer/Counter Mode

Unused

These two bits are used to determine how the TM output pin changes state when a certain condition is reached. The function that these bits select depends upon in which mode the TM is running.

In the Compare Match Output Mode, the TnIO1 and TnIO0 bits determine how the TM output pin changes state when a compare match occurs from the Comparator A. The TM output pin can be setup to switch high, switch low or to toggle its present state when a compare match occurs from the Comparator A. When the bits are both zero, then no change will take place on the output. The initial value of the TM output pin should be setup using the TnOC bit in the TMnC1 register. Note that the output level requested by the TnIO1 and TnIO0 bits must be different from the initial value setup using the TnOC bit otherwise no change will occur on the TM output pin when



a compare match occurs. After the TM output pin changes state, it can be reset to its initial level by changing the level of the TnON bit from low to high. In the PWM Mode, the TnIO1 and TnIO0 bits determine how the TM output pin changes state when a certain compare match condition occurs. The PWM output function is modified by changing these two bits. It is necessary to only change the values of the TnIO1 and TnIO0 bits only after the TMn has been switched off. Unpredictable PWM outputs will occur if the TnIO1 and TnIO0 bits are changed when the TM is running. Bit 3 TnOC: TPn 0, TPn 1 Output control bit Compare Match Output Mode 0: Initial low 1: Initial high PWM Mode 0: Active low 1: Active high This is the output control bit for the TM output pin. Its operation depends upon whether TM is being used in the Compare Match Output Mode or in the PWM Mode. It has no effect if the TM is in the Timer/Counter Mode. In the Compare Match Output Mode it determines the logic level of the TM output pin before a compare match occurs. In the PWM Mode it determines if the PWM signal is active high or active low Bit 2 TnPOL: TPn 0, TPn 1 Output polarity Control 0: Non-invert 1. Invert This bit controls the polarity of the TPn 0 or TPn 1 output pin. When the bit is set high the TM output pin will be inverted and not inverted when the bit is zero. It has no effect if the TM is in the Timer/Counter Mode. Bit 1 TnDPX: TMn PWM period/duty Control 0: CCRP - period; CCRA - duty 1: CCRP - duty; CCRA - period This bit, determines which of the CCRA and CCRP registers are used for period and duty control of the PWM waveform. Bit 0 TnCCLR: Select TMn Counter clear condition 0: TMn Comparatror P match 1: TMn Comparatror A match This bit is used to select the method which clears the counter. Remember that the Compact TM contains two comparators, Comparator A and Comparator P, either of which can be selected to clear the internal counter. With the TnCCLR bit set high, the counter will be cleared when a compare match occurs from the Comparator A. When the bit is low, the counter will be cleared when a compare match occurs from the Comparator P or with a counter overflow. A counter overflow clearing method can only be implemented if the CCRP bits are all cleared to zero. The TnCCLR bit is not used in the PWM Mode.



TMnDL Register (n=0)

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R	R	R	R	R	R	R	R
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D7~D0:** TMn Counter Low Byte Register bit 7 ~ bit 0 TMn 10-bit Counter bit 7 ~ bit 0

TMnDH Register (n=0)

Bit	7	6	5	4	3	2	1	0
Name	_	—	—	—	—	_	D9	D8
R/W	_	_	_	—	_	_	R	R
POR		—	—	—		_	0	0

Bit 7~2 Unimplemented, read as "0"

Bit $1 \sim 0$ **D9~D8:** TMn Counter High Byte Register bit $1 \sim bit 0$

TMn 10-bit Counter bit 9 ~ bit 8

TMnAL Register (n=0)

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D7~D0:** TMn CCRA Low Byte Register bit 7 ~ bit 0 TM $_{-10}$ Low CCRA Low Byte Register bit 7 ~ bit 0

TMn 10-bit CCRA bit 7 ~ bit 0

TMnAH Register (n=0)

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	—	—	—	D9	D8
R/W	_	—	—	—	—	—	R/W	R/W
POR	—	—	—	—	_	—	0	0

Bit 7~2 Unimplemented, read as "0"

Bit 1~0 **D9~D8:** TMn CCRA High Byte Register bit 1 ~ bit 0 TMn 10-bit CCRA bit 9 ~ bit 8



Compact Type TM Operating Modes

The Compact Type TM can operate in one of three operating modes, Compare Match Output Mode, PWM Mode or Timer/Counter Mode. The operating mode is selected using the TnM1 and TnM0 bits in the TMnC1 register.


Compare Match Output Mode

To select this mode, bits TnM1 and TnM0 in the TMnC1 register, should be set to 00 respectively. In this mode once the counter is enabled and running it can be cleared by three methods. These are a counter overflow, a compare match from Comparator A and a compare match from Comparator P. When the TnCCLR bit is low, there are two ways in which the counter can be cleared. One is when a compare match occurs from Comparator P, the other is when the CCRP bits are all zero which allows the counter to overflow. Here both TnAF and TnPF interrupt request flags for the Comparator A and Comparator P respectively, will both be generated.

If the TnCCLR bit in the TMnC1 register is high then the counter will be cleared when a compare match occurs from Comparator A. However, here only the TnAF interrupt request flag will be generated even if the value of the CCRP bits is less than that of the CCRA registers. Therefore when TnCCLR is high no TnPF interrupt request flag will be generated. If the CCRA bits are all zero, the counter will overflow when its reaches its maximum 10-bit, 3FF Hex, value, however here the TnAF interrupt request flag will not be generated.

As the name of the mode suggests, after a comparison is made, the TM output pin will change state. The TM output pin condition however only changes state when an TnAF interrupt request flag is generated after a compare match occurs from Comparator A. The TnPF interrupt request flag, generated from a compare match occurs from Comparator P, will have no effect on the TM output pin. The way in which the TM output pin changes state are determined by the condition of the TnIO1 and TnIO0 bits in the TMnC1 register. The TM output pin can be selected using the TnIO1 and TnIO0 bits to go low or to toggle from its present condition when a compare match occurs from Comparator A. The initial condition of the TM output pin, which is setup after the TnON bit changes from low to high, is setup using the TnOC bit. Note that if the TnIO1 and TnIO0 bits are zero then no pin change will take place.






Compare Match Output Mode – TnCCLR = 0 (n=0)

Note: 1. With TnCCLR=0, a Comparator P match will clear the counter

2. The TM output pin is controlled only by the TnAF flag

3. The output pin is reset to its initial state by a TnON bit rising edge





Compare Match Output Mode - TnCCLR = 1 (n=0)

Note: 1. With TnCCLR=1, a Comparator A match will clear the counter

2. The TM output pin is controlled only by the TnAF flag

3. The output pin is reset to its initial state by a TnON bit rising edge

4. The TnPF flag is not generated when TnCCLR=1



Timer/Counter Mode

To select this mode, bits TnM1 and TnM0 in the TMnC1 register should be set to 11 respectively. The Timer/Counter Mode operates in an identical way to the Compare Match Output Mode generating the same interrupt flags. The exception is that in the Timer/Counter Mode the TM output pin is not used. Therefore the above description and Timing Diagrams for the Compare Match Output Mode can be used to understand its function. As the TM output pin is not used in this mode, the pin can be used as a normal I/O pin or other pin-shared function.

PWM Output Mode

To select this mode, bits TnM1 and TnM0 in the TMnC1 register should be set to 10 respectively. The PWM function within the TM is useful for applications which require functions such as motor control, heating control, illumination control etc. By providing a signal of fixed frequency but of varying duty cycle on the TM output pin, a square wave AC waveform can be generated with varying equivalent DC RMS values.

As both the period and duty cycle of the PWM waveform can be controlled, the choice of generated waveform is extremely flexible. In the PWM mode, the TnCCLR bit has no effect on the PWM operation. Both of the CCRA and CCRP registers are used to generate the PWM waveform, one register is used to clear the internal counter and thus control the PWM waveform frequency, while the other one is used to control the duty cycle. Which register is used to control either frequency or duty cycle is determined using the TnDPX bit in the TMnC1 register. The PWM waveform frequency and duty cycle can therefore be controlled by the values in the CCRA and CCRP registers.

An interrupt flag, one for each of the CCRA and CCRP, will be generated when a compare match occurs from either Comparator A or Comparator P. The TnOC bit in the TMnC1 register is used to select the required polarity of the PWM waveform while the two TnIO1 and TnIO0 bits are used to enable the PWM output or to force the TM output pin to a fixed high or low level. The TnPOL bit is used to reverse the polarity of the PWM output waveform.

CCRP	001b	010b	011b	100b	101b	110b	111b	000b	
Period	128	256	384	512	640	768	896	1024	
Duty		CCRA							

CTM, PWM Mode, Edge-aligned Mode, TnDPX=0

If $f_{SYS} = 16$ MHz, TM clock source is $f_{SYS}/4$, CCRP = 100b and CCRA = 128,


The CTM PWM output frequency = $(f_{SYS}/4)/512 = f_{SYS}/2048 = 7.8125$ kHz, duty = 128/512 = 25%.

If the Duty value defined by the CCRA register is equal to or greater than the Period value, then the PWM output duty is 100%.


CCRP	001b	010b	011b	100b	101b	110b	111b	000b			
Period		CCRA									
Duty	128	256	384	512	640	768	896	1024			

The PWM output period is determined by the CCRA register value together with the TM clock while the PWM duty cycle is defined by the CCRP register value.





PWM Mode - TnDPX = 0 (n=0)




2. A counter clear sets the PWM Period


3. The internal PWM function continues even when TnIO [1:0] = 00 or 01

4. The TnCCLR bit has no influence on PWM operation





PWM Mode - TnDPX = 1 (n=0)



2. A counter clear sets the PWM Period

- 3. The internal PWM function continues even when TnIO [1:0] = 00 or 01
- 4. The TnCCLR bit has no influence on PWM operation



Periodic Type TM – PTM


The Periodic Type TM contains five operating modes, which are Compare Match Output, Timer/ Event Counter, Capture Input, Single Pulse Output and PWM Output modes. The Periodic TM can be controlled with an external input pin and can drive two external output pin.

ĺ	Name	TM No.	TM Input Pin	TM Output Pin
	10-bit PTM	1, 2	TCK1, TCK2	TP1_0, TP1_1 TP2_0, TP2_1

Periodic TM Operation

At its core is a 10-bit count-up counter which is driven by a user selectable internal or external clock source. There are two internal comparators with the names, Comparator A and Comparator P. These comparators will compare the value in the counter with the CCRA and CCRP registers.

The only way of changing the value of the 10-bit counter using the application program, is to clear the counter by changing the TnON bit from low to high. The counter will also be cleared automatically by a counter overflow or a compare match with one of its associated comparators. When these conditions occur, a TM interrupt signal will also usually be generated. The Periodic Type TM can operate in a number of different operational modes, can be driven by different clock sources including an input pin and can also control the output pin. All operating setup conditions are selected using relevant internal registers.



Periodic Type TM Block Diagram (n=1 or 2)



Periodic Type TM Register Description

Overall operation of the Periodic TM is controlled using a series of registers. A read only register pair exists to store the internal counter 10-bit value, while two read/write register pairs exist to store the internal 10-bit CCRA and CCRP value. The remaining two registers are control registers which setup the different operating and control modes.

Register				Bi	it			
Name	7	6	5	4	3	2	1	0
PTMnC0	TnPAU	TnCK2	TnCK1	TnCK0	TnON	—	—	—
PTMnC1	TnM1	TnM0	TnIO1	TnIO0	TnOC	TnPOL	TnCAPTS	TnCCLR
PTMnDL	D7	D6	D5	D4	D3	D2	D1	D0
PTMnDH	_	—	—	_	_	—	D9	D8
PTMnAL	D7	D6	D5	D4	D3	D2	D1	D0
PTMnAH	_	_	—	—	—	—	D9	D8
PTMnRPL	D7	D6	D5	D4	D3	D2	D1	D0
PTMnRPH	_			_		_	D9	D8

10-bit Periodic TM Register List (n=1 or 2)

PTMnC0 Register (n=1 or 2)

Bit	7	6	5	4	3	2	1	0
Name	TnPAU	TnCK2	TnCK1	TnCK0	TnON	_	_	_
R/W	R/W	R/W	R/W	R/W	R/W	—	—	—
POR	0	0	0	0	0	—	—	

TnPAU: TMn Counter Pause Control

0: Run

1: Pause

The counter can be paused by setting this bit high. Clearing the bit to zero restores normal counter operation. When in a Pause condition the TM will remain powered up and continue to consume power. The counter will retain its residual value when this bit changes from low to high and resume counting from this value when the bit changes to a low value again.

Bit 6~4

Bit 7

4 **TnCK2~TnCK0:** Select TMn Counter clock

- 000: $f_{\text{SYS}}\!/\!4$
- 001: fsys
- 010: $f_H/16$
- 011: $f_{\rm H}/64$
- 100: f_{sub}
- 101: Reserved
- 110: TCKn rising edge clock

111: TCKn falling edge clock

These three bits are used to select the clock source for the TM. Selecting the Reserved clock input will effectively disable the internal counter. The external pin clock source can be chosen to be active on the rising or falling edge. The clock source f_{SYS} is the system clock, while f_H and f_{SUB} are other internal clocks, the details of which can be found in the oscillator section.



Bit 3 TnON: TMn Counter On/Off Control

- 0: Off
- 1: On

This bit controls the overall on/off function of the TM. Setting the bit high enables the counter to run, clearing the bit disables the TM. Clearing this bit to zero will stop the counter from counting and turn off the TM which will reduce its power consumption. When the bit changes state from low to high the internal counter value will be reset to zero, however when the bit changes from high to low, the internal counter will retain its residual value until the bit returns high again.

If the TM is in the Compare Match Output Mode then the TM output pin will be reset to its initial condition, as specified by the TM Output control bit, when the bit changes from low to high.

Bit 2~0 Unimplemented, read as "0"

PTMnC1 Register (n=1 or 2)

Bit	7	6	5	4	3	2	1	0
Name	TnM1	TnM0	TnIO1	TnIO0	TnOC	TnPOL	TnCAPTS	TnCCLR
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 TnM1~TnM0: Select TMn Operation Mode

00: Compare Match Output Mode

01: Capture Input Mode

10: PWM Mode or Single Pulse Output Mode

11: Timer/Counter Mode

These bits setup the required operating mode for the TM. To ensure reliable operation the TM should be switched off before any changes are made to the TnM1 and TnM0 bits. In the Timer/Counter Mode, the TM output pin control must be disabled.

Bit 5~4 **TnIO1~TnIO0:** Select TPn_0, TPn_1 output function

Compare Match Output Mode

- 00: No change
- 01: Output low
- 10: Output high
- 11: Toggle output
- PWM Mode/Single Pulse Output Mode
- 00: PWM Output inactive state
- 01: PWM Output active state
- 10: PWM output
- 11: Single pulse output

Capture Input Mode

- 00: Input capture at rising edge of TPn 0, TPn 1, TCKn
- 01: Input capture at falling edge of TPn_0, TPn_1, TCKn
- 10: Input capture at falling/rising edge of TPn_0, TPn_1, TCKn
- 11: Input capture disabled
- Timer/counter Mode

Unused

These two bits are used to determine how the TM output pin changes state when a certain condition is reached. The function that these bits select depends upon in which mode the TM is running.

In the Compare Match Output Mode, the TnIO1 and TnIO0 bits determine how the TM output pin changes state when a compare match occurs from the Comparator A. The TM output pin can be setup to switch high, switch low or to toggle its present state when a compare match occurs from the Comparator A. When these bits are both zero, then no change will take place on the output. The initial value of the TM output pin should be setup using the TnOC bit. Note that the output level requested by the TnIO1 and TnIO0 bits must be different from the initial value setup using the TnOC bit otherwise no change will occur on the TM output pin when a compare match occurs. After the TM output pin changes state, it can be reset to its initial level by changing the level of the TnON bit from low to high.

In the PWM Mode, the TnIO1 and TnIO0 bits determine how the TM output pin changes state when a certain compare match condition occurs. The PWM output function is modified by changing these two bits. It is necessary to change the values of the TnIO1 and TnIO0 bits only after the TM has been switched off. Unpredictable PWM outputs will occur if the TnIO1 and TnIO0 bits are changed when the TM is running.

- Bit 3 **TnOC:** TPn_0, TPn_1 Output control bit
 - Compare Match Output Mode
 - 0: Initial low
 - 1: Initial high
 - PWM Mode/ Single Pulse Output Mode
 - 0: Active low
 - 1: Active high

This is the output control bit for the TM output pin. Its operation depends upon whether TM is being used in the Compare Match Output Mode or in the PWM Mode/ Single Pulse Output Mode. It has no effect if the TM is in the Timer/Counter Mode. In the Compare Match Output Mode it determines the logic level of the TM output pin before a compare match occurs. In the PWM Mode it determines if the PWM signal is active high or active low.

Bit 2 **TnPOL:** TPn_0, TPn_1 Output polarity Control

- 0: Non-invert
- 1: Invert

This bit controls the polarity of the TPn_0, TPn_1 output pin. When the bit is set high the TM output pin will be inverted and not inverted when the bit is zero. It has no effect if the TM is in the Timer/Counter Mode.

- Bit 1 **TnCAPTS:** TMn capture trigger source select
 - 0: From TPn_0, TPn_1 pin
 - 1: From TCKn pin

Bit 0 TnCCLR: Select TMn Counter clear condition

- 0: TMn Comparatror P match
- 1: TMn Comparatror A match

This bit is used to select the method which clears the counter. Remember that the Periodic TM contains two comparators, Comparator A and Comparator P, either of which can be selected to clear the internal counter. With the TnCCLR bit set high, the counter will be cleared when a compare match occurs from the Comparator A. When the bit is low, the counter will be cleared when a compare match occurs from the Comparator P or with a counter overflow. A counter overflow clearing method can only be implemented if the CCRP bits are all cleared to zero. The TnCCLR bit is not used in the PWM, Single Pulse or Input Capture Mode.



PTMnDL Register (n=1 or 2)

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R	R	R	R	R	R	R	R
POR	0	0	0	0	0	0	0	0

Bit 7~0 **PTMnDL:** TMn Counter Low Byte Register bit 7 ~ bit 0 TMn 10-bit Counter bit 7 ~ bit 0

PTMnDH Register (n=1 or 2)

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	—	—	_	D9	D8
R/W	—	_	_	—	_	_	R	R
POR	_	_	_	_	_	_	0	0

Bit 7~2 Unimplemented, read as "0"

Bit 1~0 **PTMnDH:** TMn Counter High Byte Register bit 1 ~ bit 0 TMn 10-bit Counter bit 9 ~ bit 8

PTMnAL Register (n=1 or 2)

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **PTMnAL:** TMn CCRA Low Byte Register bit 7 ~ bit 0

TMn 10-bit CCRA bit 7 ~ bit 0

PTMnAH Register (n=1 or 2)

Bit	7	6	5	4	3	2	1	0
Name	—	—	_	—	—	—	D9	D8
R/W	_	—	_	—	—	—	R/W	R/W
POR	—	—	_	—	_	—	0	0

Bit 7~2 Unimplemented, read as "0"

Bit 1~0 **PTMnAH:** TMn CCRA High Byte Register bit 1 ~ bit 0 TMn 10-bit CCRA bit 9 ~ bit 8

PTMnRPL Register (n=1 or 2)

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **PTMnRPL:** TMn CCRP Low Byte Register bit 7 ~ bit 0 TMn 10-bit CCRP bit 7 ~ bit 0



PTMnRPH Register (n=1 or 2)

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	—	—	_	D9	D8
R/W	_	—	_	—	—	_	R/W	R/W
POR		_		_	_		0	0

Bit 7~2 Unimplemented, read as "0"

Bit 1~0 **PTMnRPH:** TMn CCRP High Byte Register bit 1 ~ bit 0 TMn 10-bit CCRP bit 9 ~ bit 8

Periodic Type TM Operating Modes

The Periodic Type TM can operate in one of five operating modes, Compare Match Output Mode, PWM Output Mode, Single Pulse Output Mode, Capture Input Mode or Timer/Counter Mode. The operating mode is selected using the TnM1 and TnM0 bits in the PTMnC1 register.


Compare Match Output Mode

To select this mode, bits TnM1 and TnM0 in the PTMnC1 register, should be all cleared to 00 respectively. In this mode once the counter is enabled and running it can be cleared by three methods. These are a counter overflow, a compare match from Comparator A and a compare match from Comparator P. When the TnCCLR bit is low, there are two ways in which the counter can be cleared. One is when a compare match occurs from Comparator P, the other is when the CCRP bits are all zero which allows the counter to overflow. Here both the TnAF and TnPF interrupt request flags for Comparator A and Comparator P respectively, will both be generated.


If the TnCCLR bit in the PTMnC1 register is high then the counter will be cleared when a compare match occurs from Comparator A. However, here only the TnAF interrupt request flag will be generated even if the value of the CCRP bits is less than that of the CCRA registers. Therefore when TnCCLR is high no TnPF interrupt request flag will be generated. In the Compare Match Output Mode, the CCRA can not be cleared to zero.

As the name of the mode suggests, after a comparison is made, the TM output pin, will change state. The TM output pin condition however only changes state when a TnAF interrupt request flag is generated after a compare match occurs from Comparator A. The TnPF interrupt request flag, generated from a compare match from Comparator P, will have no effect on the TM output pin. The way in which the TM output pin changes state are determined by the condition of the TnIO1 and TnIO0 bits in the PTMnC1 register. The TM output pin can be selected using the TnIO1 and TnIO0 bits to go high, to go low or to toggle from its present condition when a compare match occurs from Comparator A. The initial condition of the TM output pin, which is setup after the TnON bit changes from low to high, is setup using the TnOC bit. Note that if the TnIO1, TnIO0 bits are zero then no pin change will take place.






Compare Match Output Mode – TnCCLR = 0 (n=1 or 2)



- 2. The TM output pin is controlled only by the TnAF flag
- 3. The output pin is reset to initial state by a TnON bit rising edge





Compare Match Output Mode – TnCCLR = 1 (n=1 or 2)

Note: 1. With TnCCLR = 1 - a Comparator A match will clear the counter

2. The TM output pin is controlled only by the TnAF flag

3. The output pin is reset to initial state by a TnON rising edge

4. The TnPF flag is not generated when TnCCLR = 1



Timer/Counter Mode

To select this mode, bits TnM1 and TnM0 in the PTMnC1 register should all be set to 11 respectively. The Timer/Counter Mode operates in an identical way to the Compare Match Output Mode generating the same interrupt flags. The exception is that in the Timer/Counter Mode the TM output pin is not used. Therefore the above description and Timing Diagrams for the Compare Match Output Mode can be used to understand its function. As the TM output pin is not used in this mode, the pin can be used as a normal I/O pin or other pin-shared function.

PWM Output Mode

To select this mode, bits TnM1 and TnM0 in the PTMnC1 register should be set to 10 respectively and also the TnIO1 and TnIO0 bits should be set to 10 respectively. The PWM function within the TM is useful for applications which require functions such as motor control, heating control, illumination control etc. By providing a signal of fixed frequency but of varying duty cycle on the TM output pin, a square wave AC waveform can be generated with varying equivalent DC RMS values.

As both the period and duty cycle of the PWM waveform can be controlled, the choice of generated waveform is extremely flexible. In the PWM mode, the TnCCLR bit has no effect as the PWM period. Both of the CCRP and CCRA registers are used to generate the PWM waveform, one register is used to clear the internal counter and thus control the PWM waveform frequency, while the other one is used to control the duty cycle. The PWM waveform frequency and duty cycle can therefore be controlled by the values in the CCRA and CCRP registers.

An interrupt flag, one for each of the CCRA and CCRP, will be generated when a compare match occurs from either Comparator A or Comparator P. The TnOC bit in the PTMnC1 register is used to select the required polarity of the PWM waveform while the two TnIO1 and TnIO0 bits are used to enable the PWM output or to force the TM output pin to a fixed high or low level. The TnPOL bit is used to reverse the polarity of the PWM output waveform.

• 10-bi	t PTM,	PWM	Mode
---------	--------	-----	------


CCRP	0	1~1023			
Period	1024	1~1023			
Duty	CCRA				

If $f_{SYS} = 16$ MHz, TM clock source select $f_{SYS}/4$, CCRP = 100b and CCRA = 128,

The PTM PWM output frequency = $(f_{SYS}/4) / 512 = f_{SYS}/2048 = 7.8125$ kHz, duty = 128/512 = 25%,

If the Duty value defined by the CCRA register is equal to or greater than the Period value, then the PWM output duty is 100%.





PWM Mode (n=1 or 2)

Note: 1. Here Counter cleared by CCRP

2. A counter clear sets the PWM Period

3. The internal PWM function continues running even when TnIO[1:0] = 00 or 01

4. The TnCCLR bit has no influence on PWM operation




Single Pulse Output Mode

To select this mode, the required bit pairs, TnM1 and TnM0 should be set to 10 respectively and also the corresponding TnIO1 and TnIO0 bits should be set to 11 respectively. The Single Pulse Output Mode, as the name suggests, will generate a single shot pulse on the TM output pin.

The trigger for the pulse output leading edge is a low to high transition of the TnON bit, which can be implemented using the application program. However in the Single Pulse Mode, the TnON bit can also be made to automatically change from low to high using the external TCKn pin, which will in turn initiate the Single Pulse output. When the TnON bit transitions to a high level, the counter will start running and the pulse leading edge will be generated. The TnON bit should remain high when the pulse is in its active state. The generated pulse trailing edge will be generated when the TnON bit is cleared to zero, which can be implemented using the application program or when a compare match occurs from Comparator A.

However a compare match from Comparator A will also automatically clear the TnON bit and thus generate the Single Pulse output trailing edge. In this way the CCRA value can be used to control the pulse width. A compare match from Comparator A will also generate TM interrupts. The counter can only be reset back to zero when the TnON bit changes from low to high when the counter restarts. In the Single Pulse Mode CCRP is not used. The TnCCLR bit is also not used.



Single Pulse Generation (n=1 or 2)


Capture Input Mode

To select this mode bits TnM1 and TnM0 in the PTMnC1 register should be set to 01 respectively. This mode enables external signals to capture and store the present value of the internal counter and can therefore be used for applications such as pulse width measurements. The external signal is supplied on the TPn_0, TPn_1 or TCKn pin, selected by the TnCAPTS bit in the PTMnC0 register. The input pin active edge can be either a rising edge, a falling edge or both rising and falling edges; the active edge transition type is selected using the TnIO1 and TnIO0 bits in the PTMnC1 register. The counter is started when the TnON bit changes from low to high which is initiated using the application program.

When the required edge transition appears on the TPn_0, TPn_1 or TCKn pin the present value in the counter will be latched into the CCRA register and a TM interrupt generated. Irrespective of what events occur on the TPn_0, TPn_1 or TCKn pin the counter will continue to free run until the TnON bit changes from high to low. When a CCRP compare match occurs the counter will reset back to zero; in this way the CCRP value can be used to control the maximum counter value. When a CCRP compare match occurs from Comparator P, a TM interrupt will also be generated. Counting the number of overflow interrupt signals from the CCRP can be a useful method in measuring long pulse widths. The TnIO1 and TnIO0 bits can select the active trigger edge on the TPn_0, TPn_1 or TCKn pin to be a rising edge, falling edge or both edge types. If the TnIO1 and TnIO0 bits are both set high, then no capture operation will take place irrespective of what happens on the TPn_0, TPn_1 or TCKn pin, however it must be noted that the counter will continue to run.



As the TPn_0, TPn_1 or TCKn pin is pin shared with other functions, care must be taken if the TMn is in the Capture Input Mode. This is because if the pin is setup as an output, then any transitions on this pin may cause an input capture operation to be executed. The TnCCLR, TnOC and TnPOL bits are not used in this Mode.



Note: 1. Counter stopped by CCRA


2. CCRP is not used

3. The pulse is triggered by the TCKn pin or by setting the TnON bit high

4. A TCKn pin active edge will automatically set the TnON bit high

5. In the Single Pulse Mode, TnIO [1:0] must be set to "11" and can not be changed.





Capture Input Mode (n=1 or 2)

Note: 1. TnM[1:0] = 01 and active edge set by the TnIO[1:0] bits


2. A TM Capture input pin active edge transfers counter value to CCRA

- 3. The TnCCLR bit is not used
- 4. No output function TnOC and TnPOL bits are not used
- 5. CCRP determines the counter value and the counter has a maximum count value when CCRP is equal to zero



Internal Power Supply

This device contains the LDO and VCM for the regulated power supply. The accompanying block diagram illustrates the basic functional operation. The internal LDO can provide the fixed voltage for PGA, ADC or the external components; as well the VCM can be used as the reference voltage for ADC module. There are four LDO voltage levels, 2.5V, 2.6V, 2.9V or 3.3V, decided by LDOVS1~LDOVS0 bits in the PWRC register, as well the VCM has two output voltage levels, 1.0V or 1.2V, selected by the VCMS bit in the PGAC1 register. The LDO and VCM functions can be controlled by the ENLDO and ENVCM bits respectively and can be powered off to reduce the power consumption.



	Registers		Output Voltage			
ADOFF	ENLDO	ENVCM	VOREG/AVDD	VCM		
1	0	×	Disable	Disable		
1	1	×	Enable	Disable		
0	0	0	Disable	Disable		
0	1	0	Enable	Disable		
0	0	1	Disable	Disable		
0	1	1	Enable	Enable		

"x" means don't care

Power Control Table



PWRC Register

Bit	7	6	5	4	3	2	1	0				
Name	ENLDO	ENVCM	_	_	—	_	LDOVS1	LDOVS0				
R/W	R/W	R/W R/W — — — F										
POR	0	0 0 0 0										
Bit 7	0: Disable 1: Enable If the LDO is disabled, there will be no power consumption and LDO output pin is floating.											
Bit 6	ENVCM: VCM function control bit0: Disable1: EnableIf the VCM is disabled, there will be no power consumption and VCM output pin is floating.											
Bit 5~2	Unimple	emented, rea	ad as "0"									
Bit 1~0	1											
AC1 Register												

PG/ 2 7 6 3 1 Bit 5 4 0 VCMS INIS DCSET0 DCSET2 DCSET1 Name ___ _ _ R/W R/W R/W R/W R/W R/W — _ _

L	POR	1	0		—	0	0	0	—	
В	it 7	VCMS: 0: 1.0V 1: 1.2V		mmon mod	le voltage s	election				
В	it 6		INIS: The selected input ends, IN1 and IN2, connection control bit Described elsewhere.							
В	it 5~4	unimple	mented, rea	d as "0"						
В	it 3~1	DCSET	2~DCSET	0: The DI+	/DI- differe	ntial input	offset volta	ge adjustme	ent control	
		Describe	ed elsewher	e.						

Bit 0 Unimplemented, read as "0"



Analog to Digital Converter – ADC

The need to interface to real world analog signals is a common requirement for many electronic systems. However, to properly process these signals by a microcontroller, they must first be converted into digital signals by A/D converters. By integrating the A/D conversion electronic circuitry into the microcontroller, the need for external components is reduced significantly with the corresponding follow-on benefits of lower costs and reduced component space requirements.

A/D Data Rate Definition

The Delta Sigma ADC data rate can be calculated by the equation list below:

Data Rate = $(ADC clock) / (FLMS[2:0] \times ADOR[2:0])$

Where ADC clock comes from FMCLK, and FLMS[2:0] define a constant number which can only be 30 or 12, finally ADOR[2:0] define chopper average function and Over-Sampling Rating (OSR).

For example, if a data rate of 10Hz is desired. You can have a 4.9152MHz ADC clock, then set FLMS[2:0] = 000b (ADC clock divided by 30); finally set ADOR[2:0] = 001b to define chopper = 2 and OSR = 8192.


Thus Data Rate = 4.9152MHz / $(30 \times 2 \times 8192) = 10$ Hz

A/D Overview

This device contains a high accuracy multi-channel 20-bit Delta Sigma analog-to-digital (Delta Sigma A/D) converter which can directly interface to external analog signals, such as that from sensors or other control signals and convert these signals directly into a 20-bit digital value.

In addition, the PGA gain control, ADC gain control and ADC reference gain control determine the amplification gain for ADC input signal. The designer can select the best gain combination for the desired amplification applied to the input signal. The following block diagram illustrates the ADC basic operational function. The ADC input channel can be arranged as four single-ended A/ D input channels and two differential input channels. The input signal can be amplified by PGA before entering the 20-bit Delta Sigma ADC. The Delta Sigma ADC modulator will output one bit converted data to SINC filter which can transform the converted one-bit data to 20 bits and store them into the specific data registers. Additionally, this device also provides a temperature sensor to compensate the A/D converter deviation caused by the temperature. With high accuracy and performance, this device is very suitable for the Weight Scale related products.





A/D Converter Register Description

Overall operation of the A/D converter is controlled by using 9 registers. A read only register pair exists to store the ADC data 20-bit value. The remaining 6 registers are control registers which set up the gain selections and control functions of the A/D converter.

Register				В	it			
Name	7	6	5	4	3	2	1	0
PGAC0	_	VGS1	VGS0	AGS1	AGS0	PGS2	PGS1	PGS0
PGAC1	VCMS	INIS	—	—	DCSET2	DCSET1	DCSET0	_
PGACS	_	—	CHSN2	CHSN1	CHSN0	CHSP2	CHSP1	CHSP0
ADRL	D7	D6	D5	D4	D3	D2	D1	D0
ADRM	D15	D14	D13	D12	D11	D10	D9	D8
ADRH	—	—	_	—	D19	D18	D17	D16
ADCR0	ADRST	ADSLP	ADOFF	ADOR2	ADOR1	ADOR0	_	VREFS
ADCR1	FLMS2	FLMS1	FLMS0	VRBUFN	VRBUFP	ADCDL	EOC	_
ADCS	_	_		ADCK4	ADCK3	ADCK2	ADCK1	ADCK0

A/D Converter Register List



Programmable Gain Amplifier – PGA

There are three registers related to the programmable gain control, PGAC0, PGAC1 and PGACS. The PGAC0 resister is used to select the PGA gain, ADC gain and the ADC reference gain. As well, the PGAC1 register is used to define the input connection, differential input offset voltage adjustment control and the VCM voltage selection. In addition, The PGACS register is used to select the input ends for the PGA. Therefore, the input channels have to be determined by the CHSP2~0 and CHSN2~0 bits to determine which analog channel input pins, temperature detector inputs or internal power supply are actually connected to the internal differential A/D converter.

PGAC0 Register

Bit	7	6	5	4	3	2	1	0	
Name	—	VGS1	VGS0	AGS1	AGS0	PGS2	PGS1	PGS0	
R/W	—	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
POR	—	0	0	0	0	0	0	0	
Bit 7	Unimple	mented, rea	ad as "0"						
Bit 6~5	VGS1~V 00: 1 01: 1/2 10: 1/4 11: Re	ļ	EF gain sele	ection					
Bit 4~3	AGS1~AGS0: ADC gain selection 00: 1 01: 2 10: 4 11: 8								
Bit 2~0	PGS2~F 000: 1 001: 2 010: 4 011: 8 100: 14 101: 3 110: 6 111: 12	6 2 4	gain select	ion					



PGAC1 Register

Bit	7	6	5	4	3	2	1	0
Name	VCMS	INIS	_	_	DCSET2	DCSET1	DCSET0	_
R/W	R/W	R/W	—	—	R/W	R/W	R/W	—
POR	1	0	—	—	0	0	0	
Bit 7 VCMS: Analog Common mode voltage selection 0: 1.0V 1: 1.2V								
Bit 6	Bit 6 INIS: The selected input ends, IN1 and IN2, connection control bit 0: Not shorted 1: Shorted							
Bit 5~4	Unimple	mented, rea	ad as "0"					
Bit 3~1	$\label{eq:DCSET2-DCSET0:} \begin{tabular}{lllllllllllllllllllllllllllllllllll$							
Bit 0	111: -0.75V _R Unimplemented, read as "0"							

PGACS Register

Bit	7	6	5	4	3	2	1	0
Name	—	_	CHSN2	CHSN1	CHSN0	CHSP2	CHSP1	CHSP0
R/W	—	—	R/W	R/W	R/W	R/W	R/W	R/W
POR	—	—	0	0	0	0	0	0

Bit 7~6 Unimplemented, read as "0"

Bit 5~3	CHSN2~CHSN0: PGA negative input ends selection
	000: AN1
	001: AN3
	010: reserved
	011: reserved
	100: reserved
	101: VDD/5
	110: VCM
	111: Temperature sensor VTSO-
Bit 2~0	CHSP2~CHSP0: PGA positive input ends selection
	000: AN0
	001: AN2
	010: AN4
	011: AN5
	100: AN6
	101: AN7
	110: VCM
	111: Temperature sensor VTSO+
	Note: If the PGA is assigned the single end input to DI+, then the DI- input must be selected the VCM.



A/D Converter Data Registers – ADRL, ADRM, ADRH

This device contains an internal 20-bit Delta Sigma A/D converter, it requires three data registers to store the converted value. These are a high byte register, known as ADRH, ADRM and a low byte register, known as ADRL. After the conversion process takes place, these registers can be directly read by the microcontroller to obtain the digitised conversion value. D0~D19 are the A/D conversion result data bits.

ADRH Register

Bit	7	6	5	4	3	2	1	0
Name	_	—	—	—	D19	D18	D17	D16
R/W	—	_	_	—	R	R	R	R
POR			—	—	×	×	×	×

"x" unknown

Bit 7~4 Unimplemented, read as "0"

Bit 3~0 A/D conversion data Register bit 19~bit 16

ADRM Register

Bit	7	6	5	4	3	2	1	0
Name	D15	D14	D13	D12	D11	D10	D9	D8
R/W	R	R	R	R	R	R	R	R
POR	×	×	×	×	×	×	×	×

"x" unknown

Bit 7~0 A/D conversion data Register bit 15~bit 8

ADRL Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R	R	R	R	R	R	R	R
POR	×	×	×	×	×	×	×	×

"x" unknown

Bit 7~0 A/D conversion data Register bit 7~bit 0



A/D Converter Control Registers – ADCR0, ADCR1, ADCS

To control the function and operation of the A/D converter, three control registers known as ADCR0, ADCR1 and ADCS are provided. These 8-bit registers define functions such as the selection of which reference source is used to the internal ADC, the ADC clock source , the ADC output data rate as well as controlling the power-up function and monitoring the ADC end of conversion status.

ADCR0 Register

Bit	7	6	5	4	3	2	1	0
Name	ADRST	ADSLP	ADOFF	ADOR2	ADOR1	ADOR0	—	VREFS
R/W	R/W	R/W	R/W	R/W	R/W	R/W	—	R/W
POR	0	0	1	0	0	0	—	0

Bit 7 ADRST: ADC software reset control bit.

- 0: Disable
- 1: Enable

This bit is used to reset the ADC internal digital SINC filter. The bit is normally low but if set high and then cleared low again, the A/D converter will initiate a conversion process data.

Bit 6 ADSLP: ADC sleep mode control bit

0: Normal mode

1: Sleep mode

This bit is used for ADC sleep mode control bit. To set this bit high will force the ADC enter sleep mode which can reduce the power consumption and prevent the ADC startup time.

Bit 5 **ADOFF:** ADC module power on/off control bit

0: ADC module power on

1: ADC module power off

This bit controls the power of the ADC module. This bit should be cleared to zero to enable the A/D converter. If the bit is set high then the ADC will be switched off reducing the device power consumption. As the ADC will consume a limited amount of power, even when not executing a conversion, this may be an important consideration in power sensitive battery powered applications.

- Note: 1. It is recommended to set ADOFF=1 before entering IDLE/SLEEP Mode for saving power.
 - 2. ADOFF=1 will power down the ADC module, no matter the settings of ADSLP and ADRST bits.
 - 3. The relationship about these bits, ADOFF, ADSLP, ADRST will be further described else where.
- Bit 4 ~ 2 **ADOR2~ADOR0:** Output data rate selection 000: CHOP = 2, OSR=16384 001: CHOP = 2, OSR=8192 010: CHOP = 2, OSR=4096 011: CHOP = 2, OSR=2048 100: CHOP = 2, OSR=1024 101: CHOP = 2, OSR=512 110: CHOP = 2, OSR=512 111: CHOP = 2, OSR=128 Bit 1 Unimplemented, read as ,,0"

Bit 0 VREFS: ADC reference source selection

0: Internal reference (VCM, AVSS)

1: External reference (VREFP, VREFN)



ADCR1 Register

Bit	7	6	5	4	3	2	1	0	
Name	FLMS2	FLMS1	FLMS0	VRBUFN	VRBUFP	ADCDL	EOC	_	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	_	
POR	0	0	0	0	0	0	0	_	
Bit 7 ~ 5	Bit 7 ~ 5 FLMS2~FLMS0: ADC clock division ratio selection 000: Normal mode, ADC clock /30 010: Normal mode, ADC clock /12 Others: reserved								
Bit 4	0: Disa	VRBUFN: VRN Buffer Enable 0: Disable 1: Enable							
Bit 3	it 3 VRBUFP: VRP Buffer Enable 0: Disable 1: Enable								
Bit 2	ADCDL: ADC converted data latch function 0: Disable data latch 1: Enable data latch								
	will be function ADC cin change. data in t read out allow fu	latched and is disabled rcuits rema It is recommended the ADRL, , the bit car	d not be up Although in operation nended tha ADRM and then be cl ersion value	bodated by a the conver onal, but w t this bit sho ad ADRH r eared to low es to be sto	any subseq ted data is l ill not gene ould be set egisters. A w to disable red. In this	uent conve latched into erate interr high before fter the con- e the ADC of way, the p	erted result the data re upt and EC reading the nverted dat data latch fu	data value s until this egisters, the OC will not e converted a has been unction and of obtaining	
Bit 1	0: A/D 1: A/D	EOC: End of A/D conversion flag 0: A/D conversion in progress 1: A/D conversion ended This bit must be cleared by software.							
Bit 0	Unimple	emented, rea	ad as "0"						
CS Dogistor									

ADCS Register

Bit	7	6	5	4	3	2	1	0
Name	_	—	—	ADCK4	ADCK3	ADCK2	ADCK1	ADCK0
R/W	_	—	—	R/W	R/W	R/W	R/W	R/W
POR	—	—	—	0	0	0	0	0

Bit 7~5 Unimplemented, read as "0"

Bit 4~0 ADCK4~ADCK0: Select ADC clock source (FMCLK)

00000~11110: $f_{SYS}/2$ / (ADCK[4:0]+1) 11111: f_{SYS}

Due to the ADC clock source, FMCLK, is typically designed as 4MHz and the MCU might be selected to work at different system clock, therefore, the designer should use the ADCK4~ADCK0 bits to get the fixed 4MHz ADC working clock source. For example, if the system clock is 8 MHz, the ADCK [4:0] must be 0 to get the FMCLK= 4MHz.



"x" unknown

A/D Operation

The ADC provides three operational modes, which are Power down mode, Sleep mode and Reset mode, controlled respectively by the ADOFF, ADSLP and ADRST bits in the ADCR0 register. The following table illustrates the operating mode selection.

ADOFF	ADSLP	ADRST	Operating mode	Description	
1	×	×	Power down mode	PGA off, ADC off	
0	1	×	Sleep mode	PGA on, ADC off	
0	0	1	Reset mode	PGA on, ADC on, SINC Reset	

A/D operation mode selection

To enable the ADC, the first step is to disable the ADC power down and sleep mode, to make sure the ADC is powered up. The ADRST bit in the ADCR0 register is used to start and reset the A/D converter after power on. When the microcontroller sets this bit from low to high and then low again, an analog to digital converted data in SINC filter will be initiated. After this setup is complete, the ADC is ready for operation. These three bits are used to control the overall start operation of the internal analog to digital converter.

The EOC bit in the ADCR1 register is used to indicate when the analog to digital conversion process is complete. This bit will be automatically set high by the microcontroller after a conversion cycle has ended. In addition, the corresponding A/D interrupt request flag will be set in the interrupt control register, and if the interrupts are enabled, an appropriate internal interrupt signal will be generated. This A/D internal interrupt signal will direct the program flow to the associated A/D internal interrupt address for processing. If the A/D internal interrupt is disabled, the microcontroller can be used to poll the EOC bit in the ADCR1 register to check whether it has been set "1" as an alternative method of detecting the end of an A/D conversion cycle. The ADC converted data will be updated continuously by the new converted data. If the ADC converted data latch function is enabled, the latest converted data will be latched and the following new converted data will be discarded until this data latch function is disabled.

The clock source for the A/D converter should be typically fixed at a value of 4MHz, which originates from the system clock f_{SYS} , and can be chosen to be either f_{SYS} or a subdivided version of f_{SYS} . The division ratio value is determined by the ADCK4~ADCK0 bits in the ADCS register to obtain a 4MHz clock source for the ADC.

The differential reference voltage supply to the A/D Converter can be supplied from either the internal power supply pins, VCM and AVSS, or from an external reference source supplied on pins, VREFP and VREFN. The desired selection is made using the VREFS bit in the ADCR0 register.



Summary of A/D Conversion Steps

The following summarises the individual steps that should be executed in order to implement an A/D conversion process.

• Step 1

Enable power LDO, VCM for PGA and ADC.

• Step 2

Select PGA, ADC and V_{REF} gains by PGAC0 register.

• Step 3

Select PGA setting for input pins connection, V_{CM} option by PGAC1 register.

• Step 4

Select the required A/D conversion clock 4MHz by correctly programming bits ADCK4~ADCK0 in the ADCS register.

• Step 5

Select output data rate.

• Step 6

Select which channel is to be connected to the internal PGA by correctly programming the CHSP2~CHSP0 and CHSN2~CHSN0 bits which are also contained in the PGACS register.

• Step 7

Release power down mode and sleep mode by ADOFF and ADSLP bits in ADCR0 register.

• Step 8

Reset the A/D by setting the ADRST to high in the ADCR0 register and clearing this bit to zero to release reset status.

• Step 9

If the interrupts are to be used, the interrupt control registers must be correctly configured to ensure the A/D converter interrupt function is active. The master interrupt control bit, EMI, and the A/D converter interrupt bit, ADE, must both be set high to do this.

• Step 10

To check when the analog to digital conversion process is complete, the EOC bit in the ADCR1 register can be polled. The conversion process is complete when this bit goes low. When this occurs the A/D data registers ADRL, ADRM and ADRH can be read to obtain the conversion value. As an alternative method, if the interrupts are enabled and the stack is not full, the program can wait for an A/D interrupt to occur.

Note: When checking for the end of the conversion process, if the method of polling the EOC bit in the ADCR1 register is used, the interrupt enable step above can be omitted.



Programming Considerations

During microcontroller operations where the A/D converter is not being used, the A/D internal circuitry can be switched off to reduce power consumption, by setting bit ADOFF high in the ADCR0 register. When this happens, the internal A/D converter circuits will not consume power irrespective of what analog voltage is applied to their input lines.

A/D Transfer Function

This device contains a 20-bit Delta Sigma A/D converter, its full-scale converted digitised value is from 524287 to -524288 in decimal value. The converted data format is formed by a two's complement binary value. The MSB of the converted data is the signed bit. Since the full-scale analog input value is equal to the V_{CM} or ΔV_{REF} voltage, selected by the VREFS bit in ADCR0 register, this gives a single bit analog input value of V_{CM} or ΔV_{REF} divided by 524288.

 $1 \text{ LSB} = (V_{CM} \text{ or } \Delta V_{REF}) / 524288$

The A/D Converter input voltage value can be calculated using the following equation:

 $\Delta SI I = (PGAGN \times ADGN \times \Delta DI \pm) + (DCSET \times \Delta VR I)$

 $\Delta VR I = VREGN \times \Delta VR \pm$

ADC_Conversion_Data = $(\Delta SI_I \div \Delta VR_I) \times K$

Where K is equal to 219

Note: The PGAGN, ADGN, VREGN values are decided by PGS, AGS, VGS control bits.

ΔSI_I: Differential Input Signal after process					
PGAGN: Programmable Gain Amplifier gain					
ADGN: ADC gain					
$\Delta DI \pm$: Differential Input signal					
DCSET: Offset voltage					
$\Delta VR \pm$: Differential Reference voltage					
ΔVR_I : Differential Reference input voltage after process					
VREGN: Reference voltage gain					


Due to the digital system design of the Delta Sigma ADC, the maximum number of the ADC converted value is 524287 and the minimum value is -524288, therefore, we can have the middle number 0. The ADC_Conversion_Data equation illustrates this range of converted data variation.

A/D conversion data (2's compliment, Hexadecimal)	Decimal Value
0x7FFFF	524287
0x80000	-524288

The above ADC conversion data table illustrates the range of ADC conversion data.

The following diagram shows the relationship between the DC input value and the ADC converted data which is presented by the Two's Complement.





A/D Converted Data

The ADC converted data is related to the input voltage and the PGA selections. The format of the ADC output is a two's complement binary code. The length of this output code is 20 bits and the MSB is a signed bit. When the MSB is "0", which represents the input is "positive", on the other hand, as the MSB is "1", it represents the input is "negative". The maximum value is 524287 and the minimum value is -524288. If the input signal is over the maximum value, the converted data is limited by the 524287, and if the input signal is less than the minimum value, the converted data is limited by -524288.

A/D Converted data to voltage

The designer can recover the converted data by the following equations:

If MSB=0 (Positive Converted data):

Input Voltage = (Converted data-0) \times (LSB/PGA)

If the MSB=1(Negative Converted data):

Input voltage= (Two's complement of converted data-0) \times (LSB/PGA)

Note: Two's complement=One's complement +1




A/D Programming Example

```
Example: using an EOC polling method to detect the end of conversion
   #include ht67f5640.inc
   data.section 'data'
       adc result data 1 db ?
       adc result data m db ?
       adc result data h db ?
   code.section 'code'
   start:
            ADE
                                   ;disable ADC interrupt
       clr
       mov a, OC3H
                                   ; Power control for PGA, ADC
       mov PWRC, a
                                   ; PWRC=11000011, LDO enable, VCM enable,
                                    ;LDO output voltage:3.3V
            a, 000H
       mov
            PGACO, a
                                   ;PGA gain=1, ADC gain=1, Vref gain=1
       mov
       mov a, 080H
                                   ;VCM=1.2V, INIS, INX, DCSET in default value
       mov PGAC1, a
       set VRBUFP
                                   ;enable buffer for Vref+
       set VRBUFN
                                   ;enable buffer for Vref-
       set VREFS
                                   ; for using external reference
                                   ; for 10Hz output data rate, ADOR[2:0]=001,
       clr ADOR2
                                   ;FLMS[2:0]=000
       clr ADOR1
       set ADORO
       clr FLMS2
       clr FLMS1
       clr FLMS0
       clr
            ADOFF
                                   ;ADC exit power down mode.
       set
            ADRST
                                    ;ADC in reset mode
       clr
            ADRST
                                    ;ADC in convertsion (continuos mode)
       clr EOC
                                    ;Clear "EOC" flag
   loop:
       snz EOC
                                    ;Polling "EOC" flag
            loop
                                    ;Wait for read data
       jmp
       clr adc_result_data_h
       clr adc_result_data_m
       clr adc_result_data_l
       mov a, ADRL
       mov adc result data 1, a
                                    ;Get Low byte ADC value
       mov a, ADRM
       mov adc result data m, a
                                    ;Get Middle byte ADC value
       mov a, ADRH
       mov adc result data h, a
                                    ;Get High byte ADC value
   get adc value ok:
       clr EOC
                                    ;Clearing read flag
       jmp loop
                                    ; for next data read
   end
```




Temperature sensor

This device provides an internal temperature sensor to compensate the device performance. By selecting the PGA input channels to VTSO+ and VTSO-, the ADC can get the temperature information and the designer can do some compensation to the A/D converted data. The following block diagram illustrates the functional operation for the temperature sensor.



Comparators

Two independent analog comparators are contained within the device. These functions offer flexibility via its register controlled features such as power-down, polarity select, hysteresis etc. In sharing its pins with normal I/O pins the comparator does not waste precious I/O pins if there functions are otherwise unused.



Comparator

Comparator Operation

The device contains two comparator functions which are used to compare two analog voltages and provide an output based on their difference. Full control over the internal comparators is provided via two control registers, CPOC and CP1C, one assigned to each comparator. The comparator output is recorded via a bit in their respective control register, but can also be transferred out onto a shared I/O pin. Additional comparator functions include, output polarity, hysteresis functions and power down control.

Any pull-high resistors connected to the shared comparator input pins will be automatically disconnected when the comparator is enabled. As the comparator inputs approach their switching level, some spurious output signals may be generated on the comparator output due to the slow rising or falling nature of the input signals. This can be minimised by selecting the hysteresis function will apply a small amount of positive feedback to the comparator. Ideally the comparator should switch at the point where the positive and negative inputs signals are at the same voltage level, however, unavoidable input offsets introduce some uncertainties here. The hysteresis function, if enabled, also increases the switching offset value.



Comparator Register

There are two registers for overall comparator operation, one for each comparator. As corresponding bits in the two registers have idendical functions, they following register table applies to both registers.

Register		Bit								
Name	7	6	5	4	3	2	1	0		
CP0C	COSEL	C0EN	COPOL	COOUT	COOS	_	—	C0HYEN		
CP1C	C1SEL	C1EN	C1POL	C10UT	C1OS	_	—	C1HYEN		

Comparator Registers List

CP0C Register

Bit	7	6	5	4	3	2	1	0
Name	C0SEL	C0EN	COPOL	COOUT	COOS	_	—	C0HYEN
R/W	R/W	R/W	R/W	R	R/W	_	_	R/W
POR	1	0	0	0	0	_	_	1

Bit 7 COSEL: Select Comparator pins or I/O pins

0: I/O pin select 1: Comparator pin select

This is the Comparator pin or I/O pin select bit. If the bit is high the comparator will be selected and the two comparator input pins will be enabled. As a result, these two pins will lose their I/O pin functions. Any pull-high configuration options associated with the comparator shared pins will also be automatically disconnected.

Bit 6	C0EN: Comparator On/Off control 0: Off 1: On
	This is the Comparator on/off control bit. If the bit is zero the comparator will be switched off and no power consumed even if analog voltages are applied to its inputs. For power sensitive applications this bit should be cleared to zero if the comparator is not used or before the device enters the SLEEP or IDLE mode.
Bit 5	C0POL: Comparator output polarity 0: Output not inverted 1: Output inverted
	This is the comparator polarity bit. If the bit is zero then the COOUT bit will reflect the non-inverted output condition of the comparator. If the bit is high the comparator COOUT bit will be inverted.
Bit 4	COOUT: Comparator output bit
	COPOL=0
	0: C0P < C0N 1: C0P > C0N
	C0POL=1
	0: COP > CON
	1: $COP < CON$
	This bit stores the comparator output bit. The polarity of the bit is determined by the voltages on the comparator inputs and by the condition of the COPOL bit.
Bit 3	COOS: Output path select 0: COOUT pin 1: Internal use
	This is the comparator output path select control bit. If the bit is cleared to zero and the COSEL bit is 1 the comparator output is connected to an external COOUT pin. If the bit is set high or the COSEL bit is 0 the comparator output signal is only used internally by the device allowing the shared comparator output pin to retain its normal I/O operation.
Bit 2~1	Unimplemented, read as "0"



Bit 0

C0HYEN: Hysteresis Control

0: Off

1: On

This is the hysteresis control bit and if set high will apply a limited amount of hysteresis to the comparator, as specified in the Comparator Electrical Characteristics table. The positive feedback induced by hysteresis reduces the effect of spurious switching near the comparator threshold.

CP1C Register

Bit	7	6	5	4	3	2	1	0				
Name	C1SEL	C1EN	C1POL	C10UT	C1OS	_	_	C1HYEN				
R/W	R/W	R/W	R/W	R	R/W	_	_	R/W				
POR	1	0	0	0	0	_	_	1				
Bit 7	0: I/O 1: Con This is t	pin select nparator pin he Compar	n select ator pin or		ect bit. If t	he bit is hig be enabled.						
Bit 6	pins will lose their I/O pin functions. Any pull-high configuration options associate with the comparator shared pins will also be automatically disconnected. C1EN: Comparator On/Off control											
	switched For pow	the Compa l off and no er sensitive	power cor application	nsumed eve	n if analog hould be cl	it is zero th voltages ar leared to ze LE mode.	e applied t	o its input				
Bit 5	C1POL 0: outp 1: outp This is t the non-	Comparat out not inve out inverted he compara	or output p rted ator polarit tput condit	olarity y bit. If the	bit is zero	o then the C . If the bit i						
3it 4	C1OUT C1POL= 0: C1F 1: C1F C1POL= 0: C1F 1: C1F This bit	: Comparat =0 < C1N > C1N =1 > C1N < C1N < C1N stores the o	or output b	output bit.		ty of the bi		ined by th				
3it 3	C1OS: 0 0: C1O 1: Inte This is th C1SEL 1 is set hig	Dutput path DUT pin rnal use he compara pit is 1 the o gh or the Cl	select tor output p comparator SEL bit is	bath select c output is co 0 the compa	ontrol bit. I onnected to arator outpu	If the bit is an external at signal is to retain its	cleared to a C1OUT p only used i	in. If the b nternally b				
3it 2~1 3it 0	Unimple C1HYE 0: Off 1: On This is hysteres table. T	emented, rea N: Hystere the hystere is to the co	ad as "0" sis Control esis contro mparator, a e feedback	l bit and i s specified induced by	f set high in the Con	will apply parator Elo s reduces 1	a limited ectrical Ch	amount o				



Comparator Interrupt

Each also possesses its own interrupt function. When any one of the changes state, its relevant interrupt flag will be set, and if the corresponding interrupt enable bit is set, then a jump to its relevant interrupt vector will be executed. Note that it is the changing state of the CnO signal and generates an interrupt. If the microcontroller is in the SLEEP or IDLE Mode and the Comparator is enabled, then if the external input lines cause the Comparator output to change state, the resulting generated interrupt flag will also generate a wake-up. If it is required to disable a wake-up from occurring, then the interrupt flag should be first set high before entering the SLEEP or IDLE Mode.

Programming Considerations

If the comparator is enabled, it will remain active when the microcontroller enters the SLEEP or IDLE Mode, however as it will consume a certain amount of power, the user may wish to consider disabling it before the SLEEP or IDLE Mode is entered.

As comparator pins are shared with normal I/O pins the I/O registers for these pins will be read as zero (port control register is "1") or read as port data register value (port control register is "0") if the comparator function is enabled.

Serial Interface Module – SIM

This device contains a Serial Interface Module, which includes both the four line SPI interface and the two line I²C interface types, to allow an easy method of communication with external peripheral hardware. Having relatively simple communication protocols, these serial interface types allow the microcontroller to interface to external SPI or I²C based hardware such as sensors, Flash memory, etc. As both interface types share the same pins and registers, the choice of whether the SPI or I²C type is used is made using the SIM operating mode control bits, named SIM2~SIM0, in the SIMC0 register. These pull-high resistors of the SIM pin-shared I/O pins are selected using pull-high control registers when the SIM function is enabled and the corresponding pins are used as SIM input pins.

SPI Interface


The SPI interface is often used to communicate with external peripheral devices such as sensors, Flash memory devices etc. Originally developed by Motorola, the four line SPI interface is a synchronous serial data interface that has a relatively simple communication protocol simplifying the programming requirements when communicating with external hardware devices.

The communication is full duplex and operates as a slave/master type, where the device can be either master or slave. Although the SPI interface specification can control multiple slave devices from a single master, but this device is provided only one \overline{SCS} pin. If the master needs to control multiple slave devices from a single master, the master can use I/O pin to select the slave devices.

SPI Interface Operation

The SPI interface is a full duplex synchronous serial data link. It is a four line interface with pin names SDI, SDO, SCK and \overline{SCS} . Pins SDI and SDO are the Serial Data Input and Serial Data Output lines, SCK is the Serial Clock line and \overline{SCS} is the Slave Select line. As the SPI interface pins are pinshared with normal I/O pins and with the I²C function pins, the SPI interface must first be enabled by setting the correct bits in the SIMC0 and SIMC2 registers. The SPI can be disabled or enabled using the SIMEN bit in the SIMC0 register. Communication between devices connected to the SPI interface is carried out in a slave/master mode with all data transfer initiations being implemented by the master. The Master also controls the clock signal. As the device only contains a single \overline{SCS} pin only one slave device can be utilized. The \overline{SCS} pin is controlled by software, set CSEN bit to "1" to enable \overline{SCS} pin function, set CSEN bit to "0" the \overline{SCS} pin will be floating state.





The SPI function in this device offers the following features:

- · Full duplex synchronous data transfer
- Both Master and Slave modes
- LSB first or MSB first data transmission modes
- Transmission complete flag
- Rising or falling active clock edge

The status of the SPI interface pins is determined by a number of factors such as whether the device is in the master or slave mode and upon the condition of certain control bits such as CSEN and SIMEN.

SPI Registers

There are three internal registers which control the overall operation of the SPI interface. These are the SIMD data register and two registers SIMC0 and SIMC2. Note that the SIMC1 register is only used by the I²C interface.

Register				E	lit			
Name	7	6	5	4	3	2	1	0
SIMC0	SIM2	SIM1	SIM0	—	SIMDBC1	SIMDBC0	SIMEN	SIMICF
SIMD	D7	D6	D5	D4	D3	D2	D1	D0
SIMC2	D7	D6	CKPOLB	CKEG	MLS	CSEN	WCOL	TRF

SIM Registers List

The SIMD register is used to store the data being transmitted and received. The same register is used by both the SPI and I²C functions. Before the device writes data to the SPI bus, the actual data to be transmitted must be placed in the SIMD register. After the data is received from the SPI bus, the device can read it from the SIMD register. Any transmission or reception of data from the SPI bus must be made via the SIMD register.



SIMD Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	х	х	х	х	х	х	х	х

"x" unknown

There are also two control registers for the SPI interface, SIMC0 and SIMC2. Note that the SIMC2 register also has the name SIMA which is used by the I²C function. The SIMC1 register is not used by the SPI function, only by the I²C function. Register SIMC0 is used to control the enable/disable function and to set the data transmission clock frequency. Although not connected with the SPI function, the SIMC0 register is also used to control the Peripheral Clock Prescaler. Register SIMC2 is used for other control functions such as LSB/MSB selection, write collision flag etc.

SIMC0 Register

Bit	7	6	5	4	3	2	1	0	
Name	SIM2	SIM1	SIM0	_	SIMDBC1	SIMDBC0	SIMEN	SIMICF	
R/W	R/W	R/W	R/W	_	R/W	R/W	R/W	R/W	
POR	1	1	1	_	0	0	0	0	
Bit 7~5	000: S 001: S 010: S 100: S 101: S 110: I ² 111: U These bi if the I ² O the SPI	PI master n PI master n PI master n PI master n PI master n PI slave mod fused mod fuse setup the C or SPI fus Master cloo	ode de e e overall op nction, they ck frequence	lock is f _{SYS} , lock is f _{SYS} , lock is f _{SUB} lock is TM perating mov v are used t cy. The SPI	/4 /16 /64 0 CCRP ma de of the S o control th i clock is a	ne SPI Mast function of	n. As well a ter/Slave se f the system	as selecting election and n clock but elected then	
Bit 4 Bit 3~2	 can also be chosen to be sourced from the TM0. If the SPI Slave Mode is selected then the clock will be supplied by an external Master device. Unimplemented, read as "0" SIMDBC1~SIMDBC0: 1²C Debounce Time Selection 00: No debounce 01: 2 system clock debounce 1x: 4 system clock debounce 								
Bit 1	SIMEN: 0: Disa 1: Ena The bit cleared t and SCI reduced SIM cor effective bits, the the SIM the appli SIM2~S control b	SIM Cont able ble is the over to zero to o lines will to a minim figuration to a minim figuration f	all on/off of disable the be in a flo uum value. option muss <i>A</i> is config the SPI co nges from gram. If the id the SIMI to HTX and nitialised by	control for SIM interf ating cond When the b t have first ured to ope ntrol regist low to hig SIM is con EN bit char TXAK wil y the appli	face, the SI ition and the bit is high the enabled the rate as an S ers will ren h and shout offigured to the strength of the strengt of the s	DI, SDO, S he SIM ope the SIM inter SPI interface nain at the p ld therefore operate as a pow to high, the previor	CK and \overline{SC} erating curr erface is en rface for the ve via the S previous set be first in an I ² C inter the content us settings the relevan	MEN bit is \overline{S} , or SDA rent will be habled. The is bit to be IM2~SIM0 titings when itialised by face via the s of the I ² C and should tt I ² C flags tes.	



Bit 0 SIMICF: SIM Incompleted Flag

0: SIM incompleted is not occurred

1: SIM incompleted is occurred

The SIMICF bit is determined by \overline{SCS} pin. When \overline{SCS} pin is set high, it will clear the SPI counter. Meanwhile, the interrupt is occurred and the incompleted flag, SIMICF, is set high.

SIMC2 Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	CKPOLB	CKEG	MLS	CSEN	WCOL	TRF
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0
Bit 7~6		Undefined	bit or written	by user sof	tware prog	am		
3it 5	CKPOL 0: The 1: The The CK then the	B: Determ SCK line v SCK line v POLB bit of SCK line	ines the bas will be high will be low determines will be low line will be	when the c when the c the base co when the	of the clock clock is inaction of clock is inaction of clock is inaction of	ck line ctive tive the clock l active. Who		Ũ
3it 4	CKEG: CKPOLJ 0: SCK 1: SCK CKPOLJ 0: SCK 1: SCK The CKJ and inpu is execu determin will be 1 line will	Determine B=0 ζ is high ba ζ is high ba B=1 ζ is low bas EG and CK ts data on t ted otherw nes the bas ow when t be high w	ss SPI SCK is se level and se level and se level and CPOLB bits the SPI bus ise an error e condition he clock is then the cloc	active clock data captu data captu data captu data captu are used to reous clock of the cloc inactive. V bock is inact	c edge type re at SCK f re at SCK f re at SCK r o setup the o bits must c edge may ck line, if t Vhen the C ive. The C	rising edge falling edge alling edge way that th be configur be genera he bit is hi KPOLB bit KEG bit do	te clock sig ed before d ted. The Cl gh, then the t is low, the	ata transf KPOLB t e SCK lin en the SC
Bit 3	MLS: SI 0: LSE 1: MSI This is t	PI Data shi 3 B he data shi	ft order ft select bit	and is use	d to select l	how the dat		
Bit 2	CSEN: S 0: Disa 1: Enal The CSE SCS pin pin will	SPI SCS pir able ble EN bit is us will be disa be enabled	Setting the l n Control sed as an er abled and p and used as he CSEN bit	nable/disab laced into a s a select pi	le for the \overline{S} a floating control of the floating control of the float of the f	CS pin. If t ondition. If	his bit is lo the bit is hi	w, then the the second
Bit 1	WCOL: 0: No o 1: Coll The WC means th transfer The bit o	SPI Write collision Ision OL flag is nat data has operation. can be clea	Collision fl used to det s been atter This writing red by the a led via conf	ag ect if a dat npted to be g operation application	a collision e written to will be ign program. N	has occurre the SIMD nored if dat	ed. If this b register du a is being	it is high uring a da transferre



Bit 0 TRF: SPI Transmit/Receive Complete flag

0: Data is being transferred


1: SPI data transmission is completed

The TRF bit is the Transmit/Receive Complete flag and is set high automatically when an SPI data transmission is completed, but must cleared to zero by the application program. It can be used to generate an interrupt.


SPI Communication

After the SPI interface is enabled by setting the SIMEN bit high, then in the Master Mode, when data is written to the SIMD register, transmission/reception will begin simultaneously. When the data transfer is complete, the TRF flag will be set automatically, but must be cleared using the application program. In the Slave Mode, when the clock signal from the master has been received, any data in the SIMD register will be transmitted and any data on the SDI pin will be shifted into the SIMD register. The master should output an \overline{SCS} signal to enable the slave device before a clock signal is provided. The slave data to be transferred should be well prepared at the appropriate moment relative to the \overline{SCS} signal depending upon the configurations of the CKPOLB bit and CKEG bit. The accompanying timing diagram shows the relationship between the slave data and \overline{SCS} signal for various configurations of the CKPOLB and CKEG bits.














I²C Interface

The I²C interface is used to communicate with external peripheral devices such as sensors etc. Originally developed by Philips, it is a two line low speed serial interface for synchronous serial data transfer. The advantage of only two lines for communication, relatively simple communication protocol and the ability to accommodate multiple devices on the same bus has made it an extremely popular interface type for many applications.




I²C Master/Slave Bus Connection


I²C Interface Operation

The I²C serial interface is a two line interface, a serial data line, SDA, and serial clock line, SCL. As many devices may be connected together on the same bus, their outputs are both open drain types. For this reason it is necessary that external pull-high resistors are connected to these outputs. Note that no chip select line exists, as each device on the I²C bus is identified by a unique address which will be transmitted and received on the I²C bus.

When two devices communicate with each other on the bidirectional I²C bus, one is known as the master device and one as the slave device. Both master and slave can transmit and receive data, however, it is the master device that has overall control of the bus. For this device, which only operates in slave mode, there are two methods of transferring data on the I²C bus, the slave transmit mode and the slave receive mode. The pull-up control function pin-shared with SCL/SDA pin is still applicable even if I²C device is activated and the related internal pull-up register could be controlled by its corresponding pull-up control register.









I²C Registers

There are three control registers associated with the I²C bus, SIMC0, SIMC1 and SIMTOC, one address register, SIMA and one data register, SIMD. The SIMD register, which is shown in the above SPI section, is used to store the data being transmitted and received on the I²C bus. Before the microcontroller writes data to the I²C bus, the actual data to be transmitted must be placed in the SIMD register. After the data is received from the I²C bus, the microcontroller can read it from the SIMD register. Any transmission or reception of data from the I²C bus must be made via the SIMD register. Note that the SIMA register also has the name SIMC2 which is used by the SPI function. Bit SIMEN and bits SIM2~SIM0 in register SIMC0 are used by the I²C interface. The SIMTOC register is used for I²C time-out control.

Register		Bit									
Name	7	6	5	4	3	2	1	0			
SIMC0	SIM2	SIM1	SIM0	_	SIMDBC1	SIMDBC0	SIMEN	SIMICF			
SIMC1	HCF	HAAS	HBB	HTX	TXAK	SRW	RNIC	RXAK			
SIMD	D7	D6	D5	D4	D3	D2	D1	D0			
SIMA	IICA6	IICA5	IICA4	IICA3	IICA2	IICA1	IICA0	D0			
SIMTOC	SIMTOEN	SIMTOF	SIMTOS5	SIMTOS4	SIMTOS3	SIMTOS2	SIMTOS1	SIMTOS0			

I²C Registers List



SIMC0 Register

	Bit	7	6	5	4	3	2	1	0
1	Name	SIM2	SIM1	SIM0	_	SIMDBC1	SIMDBC0	SIMEN	SIMICF
	R/W	R/W	R/W	R/W	_	R/W	R/W	R/W	R/W
	POR	1	1	1	_	0	0	0	0

Bit 7~5 SIM2~SIM0: SIM Operating Mode Control

000: SPI master mode; SPI clock is $f_{SYS}/4$

001: SPI master mode; SPI clock is fsys/16

010: SPI master mode; SPI clock is $f_{\text{SYS}}/64$

011: SPI master mode; SPI clock is $f_{\mbox{\tiny SUB}}$

100: SPI master mode; SPI clock is TM0 CCRP match frequency/2

101: SPI slave mode

110: I²C slave mode

111: Unused mode

These bits setup the overall operating mode of the SIM function. As well as selecting if the I²C or SPI function, they are used to control the SPI Master/Slave selection and the SPI Master clock frequency. The SPI clock is a function of the system clock but can also be chosen to be sourced from the TMO. If the SPI Slave Mode is selected then the clock will be supplied by an external Master device.

Bit 4 Unimplemented, read as "0"

Bit 3~2 SIMDBC1~SIMDBC0: I²C Debounce Time Selection

00: No debounce

01: 2 system clock debounce

1x: 4 system clock debounce

Bit 1

SIMEN: SIM Control 0: Disable

1: Enable

The bit is the overall on/off control for the SIM interface. When the SIMEN bit is cleared to zero to disable the SIM interface, the SDI, SDO, SCK and SCS, or SDA and SCL lines will be in a floating condition and the SIM operating current will be reduced to a minimum value. When the bit is high the SIM interface is enabled. The SIM configuration option must have first enabled the SIM interface for this bit to be effective. If the SIM is configured to operate as an SPI interface via the SIM2~SIM0 bits, the contents of the SPI control registers will remain at the previous settings when the SIMEN bit changes from low to high and should therefore be first initialised by the application program. If the SIM is configured to operate as an I²C interface via the SIM2~SIM0 bits and the SIMEN bit changes from low to high, the contents of the I²C control bits such as HTX and TXAK will remain at the previous settings and should therefore be first initialised by the application program while the relevant I²C flags such as HCF, HAAS, HBB, SRW and RXAK will be set to their default states.

Bit 0 SIMICF: SIM Incompleted Flag

SIMICF is of no used in I²C mode of SIM, please ignore this flag when operate in I²C mode.



SIMC1 Register

Bit	7	6	5	4	3	2	1	0
Name	HCF	HAAS	HBB	HTX	TXAK	SRW	IAMWU	RXAK
R/W	R	R	R	R/W	R/W	R	R/W	R
POR	1	0	0	0	0	0	0	1
Bit 7	0: Data 1: Con The HC transferr		ansferred an 8-bit dat ne data tran completion	a transfer nsfer flag.	This flag		o when da g will go h	
3it 6	0: Not 1: Add The HA device a		tch he address e same as t	match flag	ransmit ad	dress. If the	determine addresses	
3it 5	HBB: I ² 0: I ² C 1: I ² C The HBI will occu	C Bus busy Bus is not b Bus is busy B flag is the	flag pusy I ² C busy fl TART sign	ag. This fla al is detect	g will be "" ed. The flag	l" when the g will be clo	e I ² C bus is eared to zer	
Bit 4	0: Slav	elect I ² C sla ve device is ve device is	the receive	r	er or receiv	era		
3it 3	0: Slav 1: Slav The TXA		nowledge fl nd acknowl e transmit a	ag ledge flag icknowledg	e flag. Afte		device recei from the sl	
							r data is rec	
3it 2	0: Slav 1: Slav The SR the mass transmitt the slave mode or from the is zero,	ter device ted address device wil receive mo bus, so th	ould be in a ould be in the I ² C Sla wishes to a and slave a l check the ode. If the e slave dev will write o	receive mod transmit mod ave Read/ ¹ transmit of ddress is m SRW flag SRW flag i vice should	bde Write flag, receive d hatch, that is to determin s high, the l be in tran	ata from the s when the e whether i master is r asmit mode	determine he I ² C bus. HAAS flag t should be equesting t . When the re device sl	When t is set hig in transr o read da s SRW fl
3it 1	0: Disa 1: Ena	ble				ch wake up	from SLEI	EP or ID!
Bit 0	RXAK: 0: Slav	I ² C Bus Re ve receive a ve do not re	cknowledge					



The SIMD register is used to store the data being transmitted and received. The same register is used by both the SPI and I²C functions. Before the device writes data to the SPI bus, the actual data to be transmitted must be placed in the SIMD register. After the data is received from the SPI bus, the device can read it from the SIMD register. Any transmission or reception of data from the SPI bus must be made via the SIMD register.

SIMD Register

0								
Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	х	х	х	х	х	х	х	х

"x" unknown

SIMA Register

Bit	7	6	5	4	3	2	1	0
Name	IICA6	IICA5	IICA4	IICA3	IICA2	IICA1	IICA0	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~1 IICA6~IICA0: I²C slave address

IICA6~ IICA0 is the I²C slave address bit 6 ~ bit 0.

The SIMA register is also used by the SPI interface but has the name SIMC2. The SIMA register is the location where the 7-bit slave address of the slave device is stored. Bits $7\sim 1$ of the SIMA register define the device slave address. Bit 0 is not defined.

When a master device, which is connected to the I²C bus, sends out an address, which matches the slave address in the SIMA register, the slave device will be selected. Note that the SIMA register is the same register address as SIMC2 which is used by the SPI interface.

Bit 0 Undefined bit

This bit can be read or written by user software program.

SIMTOC Register

Bit	7	6	5	4	3	2	1	0
Name	SIMTOEN	SIMTOF	SIMTOS5	SIMTOS4	SIMTOS3	SIMTOS2	SIMTOS1	SIMTOS0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0
Bit 7 SIMTOEN: I ² C interface Time-out control 0: Disable 1: Enable								
Bit 6								
Bit 5~0	The SIMTOF flag is set by the time-out circuitry when the time-out event occurs and cleared by software program.							



I²C Bus Communication

Communication on the I²C bus requires four separate steps, a START signal, a slave device address transmission, a data transmission and finally a STOP signal. When a START signal is placed on the I²C bus, all devices on the bus will receive this signal and be notified of the imminent arrival of data on the bus. The first seven bits of the data will be the slave address with the first bit being the MSB. If the address of the slave device matches that of the transmitted address, the HAAS bit in the SIMC1 register will be set and an I²C interrupt will be generated. After entering the interrupt service routine, the slave device must first check the condition of the HAAS bit to determine whether the interrupt source originates from an address match or from the completion of an 8-bit data transfer. During a data transfer, note that after the 7-bit slave address has been transmitted, the following bit, which is the 8th bit, is the read/write bit whose value will be placed in the SRW bit. This bit will be checked by the slave device to determine whether to go into transmit or receive mode. Before any transfer of data to or from the I²C bus, the microcontroller must initialise the bus, the following are steps to achieve this:

• Step 1


Set the SIM2~SIM0 and SIMEN bits in the SIMC0 register to "1" to enable the I²C bus.

• Step 2

Write the slave address of the device to the I²C bus address register SIMA.

• Step 3

Set the SIE and SIM Muti-Function interrupt enable bit of the interrupt control register to enable the SIM interrupt and Multi-function interrupt.



I²C Bus Initialisation Flow Chart



I²C Bus Start Signal

The START signal can only be generated by the master device connected to the I²C bus and not by the slave device. This START signal will be detected by all devices connected to the I²C bus. When detected, this indicates that the I²C bus is busy and therefore the HBB bit will be set. A START condition occurs when a high to low transition on the SDA line takes place when the SCL line remains high.

Slave Address

The transmission of a START signal by the master will be detected by all devices on the I²C bus. To determine which slave device the master wishes to communicate with, the address of the slave device will be sent out immediately following the START signal. All slave devices, after receiving this 7-bit address data, will compare it with their own 7-bit slave address. If the address sent out by the master matches the internal address of the microcontroller slave device, then an internal I²C bus interrupt signal will be generated. The next bit following the address, which is the 8th bit, defines the read/write status and will be saved to the SRW bit of the SIMC1 register. The slave device will also set the status flag HAAS when the addresses match.

As an I²C bus interrupt can come from two sources, when the program enters the interrupt subroutine, the HAAS bit should be examined to see whether the interrupt source has come from a matching slave address or from the completion of a data byte transfer. When a slave address is matched, the device must be placed in either the transmit mode and then write data to the SIMD register, or in the receive mode where it must implement a dummy read from the SIMD register to release the SCL line.

I²C Bus Read/Write Signal

The SRW bit in the SIMC1 register defines whether the slave device wishes to read data from the I²C bus or write data to the I²C bus. The slave device should examine this bit to determine if it is to be a transmitter or a receiver. If the SRW flag is "1" then this indicates that the master device wishes to read data from the I²C bus, therefore the slave device must be setup to send data to the I²C bus as a transmitter. If the SRW flag is "0" then this indicates that the master wishes to send data to the I²C bus, therefore the slave device the master wishes to send data to the I²C bus, therefore the slave device that the master wishes to send data to the I²C bus, therefore the slave device must be setup to read data from the I²C bus as a receiver.

I²C Bus Slave Address Acknowledge Signal


After the master has transmitted a calling address, any slave device on the I²C bus, whose own internal address matches the calling address, must generate an acknowledge signal. The acknowledge signal will inform the master that a slave device has accepted its calling address. If no acknowledge signal is received by the master then a STOP signal must be transmitted by the master to end the communication. When the HAAS flag is high, the addresses have matched and the slave device must check the SRW flag to determine if it is to be a transmitter or a receiver. If the SRW flag is high, the slave device should be setup to be a transmitter so the HTX bit in the SIMC1 register should be set high. If the SRW flag is low, then the microcontroller slave device should be setup as a receiver and the HTX bit in the SIMC1 register should be cleared to zero.



I²C Bus Data and Acknowledge Signal

The transmitted data is 8-bits wide and is transmitted after the slave device has acknowledged receipt of its slave address. The order of serial bit transmission is the MSB first and the LSB last. After receipt of 8-bits of data, the receiver must transmit an acknowledge signal, level "0", before it can receive the next data byte. If the slave transmitter does not receive an acknowledge bit signal from the master receiver, then the slave transmitter will release the SDA line to allow the master to send a STOP signal to release the I²C Bus. The corresponding data will be stored in the SIMD register. If setup as a receiver, the slave device must first write the data to be transmitted into the SIMD register. If setup as a receiver, the slave device must read the transmitted data from the SIMD register.


When the slave receiver receives the data byte, it must generate an acknowledge bit, known as TXAK, on the 9th clock. The slave device, which is setup as a transmitter will check the RXAK bit in the SIMC1 register to determine if it is to send another data byte, if not then it will release the SDA line and await the receipt of a STOP signal from the master.



I²C Communication Timing Diagram

Note: *When a slave address is matched, the device must be placed in either the transmit mode and then write data to the SIMD register, or in the receive mode where it must implement a dummy read from the SIMD register to release the SCL line.





I²C Bus ISR Flow Chart


I²C Time Out function

In order to reduce the I²C lockup problem due to reception of erroneous clock sources, a time-out function is provided. If the clock source connected to the I²C bus is not received for a while, then the I²C circuitry and the SIMC1 register will be reset, the SIMTOF bit in the SIMTOC register will be set high after a certain time-out period. The Time Out function eable/disable and the time-out period are managed by the SIMTOC register.

I²C Time Out operation

The time-out counter starts to count on an I²C bus "START" & "address match" condition, and is cleared by an SCL falling edge. Before the next SCL falling edge arrives, if the time elapsed is greater than the time-out period specified by the SIMTOC register, then a time-out condition will occur. The time-out function will stop when an I²C "STOP" condition occurs. There are 64 time-out period selections which can be selected using the SIMTOS0~SIMTOS5 bits in the SIMTOC register.





I²C Time-out Diagram

When an I²C time-out counter overflow occurs, the counter will stop and the SIMTOEN bit will be cleared to zero and the SIMTOF bit will be set high to indicate that a time-out condition has occurred. The time-out condition will also generate an interrupt which uses the I²C interrupt vector. When an I²C time-out occurs, the I²C internal circuitry will be reset and the registers will be reset into the following condition:

Register	After I ² C Tiome-out
SIMD, SIMA, SIMC0	No change
SIMC1	Reset to POR condition

I²C Registers after Time-out



UART Module Serial Interface with IR Carrier

UART Module features

- Full-duplex, Universal Asynchronous Receiver and Transmitter (UART) communication
- 8 or 9 bits character length
- Even, odd or no parity options
- One or two stop bits
- Baud rate generator with 8-bit prescaler
- · Parity, framing, noise and overrun error detection
- Support for interrupt on address detect (last character bit=1)
- Transmitter and receiver enabled independently
- 2-byte Deep FIFO Receive Data Buffer
- Transmit and Receive Multiple Interrupt Generation Sources:
 - Transmitter Empty
 - Transmitter Idle
 - Receiver Full
 - Receiver Overrun
 - Address Mode Detect

UART Module Overview

The embedded UART Module is full-duplex asynchronous serial communications UART interface that enables communication with external devices that contain a serial interface. The UART function has many features and can transmit and receive data serially by transferring a frame of data with eight or nine data bits per transmission as well as being able to detect errors when the data is overwritten or incorrectly framed. The UART function possesses its own internal interrupt which can be used to indicate when a reception occurs or when a transmission terminates.

UART external pin interfacing

To communicate with an external serial interface, the internal UART has two external pins known as TX and RX. The TX pin is the UART transmitter pin, which can be used as a general purpose I/O or other pin-shared functional pin if the pin is not configured as a UART transmitter, which occurs when the TXEN bit in the UCR2 control register is equal to zero. Similarly, the RX pin is the UART receiver pin, which can also be used as a general purpose I/O or other pin-shared functional pin, if the pin is not configured as a receiver, which occurs if the RXEN bit in the UCR2 register is equal to zero. Along with the UARTEN bit, the TXEN and RXEN bits, if set, will automatically setup these I/O or other pin-shared functional pins to their respective TX output and RX input conditions and disable any pull-high resistor option which may exist on the RX pin.




UART data transfer scheme

The block diagram shows the overall data transfer structure arrangement for the UART. The actual data to be transmitted from the MCU is first transferred to the TXR register by the application program. The data will then be transferred to the Transmit Shift Register from where it will be shifted out, LSB first, onto the TX pin at a rate controlled by the Baud Rate Generator. Only the TXR register is mapped onto the MCU Data Memory, the Transmit Shift Register is not mapped and is therefore inaccessible to the application program.

Data to be received by the UART is accepted on the external RX pin, from where it is shifted in, LSB first, to the Receiver Shift Register at a rate controlled by the Baud Rate Generator. When the shift register is full, the data will then be transferred from the shift register to the internal RXR register, where it is buffered and can be manipulated by the application program. Only the RXR register is mapped onto the MCU Data Memory, the Receiver Shift Register is not mapped and is therefore inaccessible to the application program.

It should be noted that the actual register for data transmission and reception, although referred to in the text, and in application programs, as separate TXR and RXR registers, only exists as a single shared register in the Data Memory. This shared register known as the TXR/RXR register is used for both data transmission and data reception.



UART Data Transfer Scheme

UART status and control registers

There are five control registers associated with the UART function. The USR, UCR1 and UCR2 registers control the overall function of the UART, while the BRG register controls the Baud rate. The actual data to be transmitted and received on the serial interface is managed through the TXR/ RXR data registers.

Register Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
USR	PERR	NF	FERR	OERR	RIDLE	RXIF	TIDLE	TXIF
UCR1	UARTEN	BNO	PREN	PRT	STOPS	TXBRK	RX8	TX8
UCR2	TXEN	RXEN	BRGH	ADDEN	WAKE	RIE	TIIE	TEIE
TXR/RXR	TXRX7	TXRX6	TXRX5	TXRX4	TXRX3	TXRX2	TXRX1	TXRX0
BRG	BRG7	BRG6	BRG5	BRG4	BRG3	BRG2	BRG1	BRG0

UART Register Summary



USR register

The USR register is the status register for the UART, which can be read by the program to determine the present status of the UART. All flags within the USR register are read only. Further explanation on each of the flags is given below:

Bit	7	6	5	4	3	2	1	0
Name	PERR	NF	FERR	OERR	RIDLE	RXIF	TIDLE	TXIF
R/W	R	R	R	R	R	R	R	R
POR	0	0	0	0	1	0	1	1

Bit 7

- PERR: Parity error flag
- 0: No parity error is detected

1: Parity error is detected

The PERR flag is the parity error flag. When this read only flag is "0", it indicates a parity error has not been detected. When the flag is "1", it indicates that the parity of the received word is incorrect. This error flag is applicable only if Parity mode (odd or even) is selected. The flag can also be cleared by a software sequence which involves a read to the status register USR followed by an access to the RXR data register.

Bit 6

Bit 4

- NF: Noise flag
 - 0: No noise is detected

1: Noise is detected

The NF flag is the noise flag. When this read only flag is "0", it indicates no noise condition. When the flag is "1", it indicates that the UART has detected noise on the receiver input. The NF flag is set during the same cycle as the RXIF flag but will not be set in the case of as overrun. The NF flag can be cleared by a software sequence which will involve a read to the status register USR followed by an access to the RXR data register.

Bit 5 **FERR:** Framing error flag

0: No framing error is detected

1: Framing error is detected

The FERR flag is the framing error flag. When this read only flag is "0", it indicates that there is no framing error. When the flag is "1", it indicates that a framing error has been detected for the current character. The flag can also be cleared by a software sequence which will involve a read to the status register USR followed by an access to the RXR data register.

OERR: Overrun error flag

0: No overrun error is detected

1: Overrun error is detected

The OERR flag is the overrun error flag which indicates when the receiver buffer has overflowed. When this read only flag is "0", it indicates that there is no overrun error. When the flag is "1", it indicates that an overrun error occurs which will inhibit further transfers to the RXR receive data register. The flag is cleared by a software sequence, which is a read to the status register USR followed by an access to the RXR data register.

Bit 3 **RIDLE:** Receiver status

0: Data reception is in progress (data being received)

1: No data reception is in progress (receiver is idle)

The RIDLE flag is the receiver status flag. When this read only flag is "0", it indicates that the receiver is between the initial detection of the start bit and the completion of the stop bit. When the flag is "1", it indicates that the receiver is idle. Between the completion of the stop bit and the detection of the next start bit, the RIDLE bit is "1" indicating that the UART receiver is idle and the RX pin stays in logic high condition.

Bit 2 **RXIF:** Receive RXR data register status 0: RXR data register is empty

1: RXR data register has available data

The RXIF flag is the receive data register status flag. When this read only flag is "0", it indicates that the RXR read data register is empty. When the flag is "1", it indicates that the RXR read data register contains new data. When the contents of the shift register are transferred to the RXR register, an interrupt is generated if RIE=1 in the UCR2 register. If one or more errors are detected in the received word, the appropriate receive-related flags NF, FERR, and/or PERR are set within the same clock cycle. The RXIF flag is cleared when the USR register is read with RXIF set, followed by a read from the RXR register, and if the RXR register has no data available.

Bit 1 TIDLE: Transmission idle

0: Data transmission is in progress (data being transmitted)

1: No data transmission is in progress (transmitter is idle)

The TIDLE flag is known as the transmission complete flag. When this read only flag is "0", it indicates that a transmission is in progress. This flag will be set high when the TXIF flag is "1" and when there is no transmit data or break character being transmitted. When TIDLE is equal to "1", the TX pin becomes idle with the pin state in logic high condition. The TIDLE flag is cleared by reading the USR register with TIDLE set and then writing to the TXR register. The flag is not generated when a data character or a break is queued and ready to be sent.

TXIF: Transmit TXR data register status

0: Character is not transferred to the transmit shift register

1: Character has transferred to the transmit shift register (TXR data register is empty)

The TXIF flag is the transmit data register empty flag. When this read only flag is "0", it indicates that the character is not transferred to the transmitter shift register. When the flag is "1", it indicates that the transmitter shift register has received a character from the TXR data register. The TXIF flag is cleared by reading the UART status register (USR) with TXIF set and then writing to the TXR data register. Note that when the TXEN bit is set, the TXIF flag bit will also be set since the transmit data register is not yet full.

UCR1 register

Bit 0

The UCR1 register together with the UCR2 register are the two UART control registers that are used to set the various options for the UART function, such as overall on/off control, parity control, data transfer bit length etc. Further explanation on each of the bits is given below:

Bit	7	6	5	4	3	2	1	0
Name	UARTEN	BNO	PREN	PRT	STOPS	TXBRK	RX8	TX8
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R	W
POR	0	0	0	0	0	0	х	0

"x" unknown

Bit 7

UARTEN: UART function enable control

0: Disable UART. TX and RX pins are used as I/O or other pin-shared functional pins 1: Enable UART. TX and RX pins function as UART pins

The UARTEN bit is the UART enable bit. When this bit is equal to "0", the UART will be disabled and the RX pin as well as the TX pin will be as General Purpose I/ O or other pin-shared functional pins. When the bit is equal to "1", the UART will be enabled and the TX and RX pins will function as defined by the TXEN and RXEN enable control bits.

When the UART is disabled, it will empty the buffer so any character remaining in the buffer will be discarded. In addition, the value of the baud rate counter will be reset. If the UART is disabled, all error and status flags will be reset. Also the TXEN, RXEN, TXBRK, RXIF, OERR, FERR, PERR and NF bits will be cleared, while the TIDLE, TXIF and RIDLE bits will be set. Other control bits in UCR1, UCR2 and BRG registers will remain unaffected. If the UART is active and the UARTEN bit is cleared, all pending transmissions and receptions will be terminated and the module will be reset as defined above. When the UART is re-enabled, it will restart in the same configuration.



Bit 6	BNO: Number of data transfer bits selection 0: 8-bit data transfer 1: 9-bit data transfer
	This bit is used to select the data length format, which can have a choice of either 8-bit or 9-bit format. When this bit is equal to "1", a 9-bit data length format will be selected. If the bit is equal to "0", then an 8-bit data length format will be selected. If 9-bit data length format is selected, then bits RX8 and TX8 will be used to store the 9th bit of the received and transmitted data respectively.
Bit 5	PREN: Parity function enable control 0: Parity function is disabled 1: Parity function is enabled
	This is the parity enable bit. When this bit is equal to "1", the parity function will be enabled. If the bit is equal to "0", then the parity function will be disabled. Replace the most significant bit position with a parity bit.
Bit 4	PRT: Parity type selection bit 0: Even parity for parity generator 1: Odd parity for parity generator
	This bit is the parity type selection bit. When this bit is equal to "1", odd parity type will be selected. If the bit is equal to "0", then even parity type will be selected.
Bit 3	STOPS: Number of Stop bits selection 0: One stop bit format is used 1: Two stop bits format is used
	This bit determines if one or two stop bits are to be used. When this bit is equal to "1", two stop bits are used. If this bit is equal to "0", then only one stop bit is used.
Bit 2	TXBRK: Transmit break character 0: No break character is transmitted 1: Break characters transmit
	The TXBRK bit is the Transmit Break Character bit. When this bit is "0", there are no break characters and the TX pin operates normally. When the bit is "1", there are transmit break characters and the transmitter will send logic zeros. When this bit is equal to "1", after the buffered data has been transmitted, the transmitter output is held low for a minimum of a 13-bit length and until the TXBRK bit is reset.
Bit 1	RX8: Receive data bit 8 for 9-bit data transfer format (read only)
	This bit is only used if 9-bit data transfers are used, in which case this bit location will store the 9th bit of the received data known as RX8. The BNO bit is used to determine whether data transfers are in 8-bit or 9-bit format.
Bit 0	TX8: Transmit data bit 8 for 9-bit data transfer format (write only) This bit is only used if 9-bit data transfers are used, in which case this bit location will store the 9th bit of the transmitted data known as TX8. The BNO bit is used to determine whether data transfers are in 8-bit or 9-bit format.



UCR2 register

The UCR2 register is the second of the two UART control registers and serves several purposes. One of its main functions is to control the basic enable/disable operation of the UART Transmitter and Receiver as well as enabling the various UART interrupt sources. The register also serves to control the baud rate speed, receiver wake-up enable and the address detect enable. Further explanation on each of the bits is given below:

Bit	7	6	5	4	3	2	1	0
Name	TXEN	RXEN	BRGH	ADDEN	WAKE	RIE	TIIE	TEIE
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7 **TXEN:** UART Transmitter enabled control

0: UART transmitter is disabled

1: UART transmitter is enabled

The bit named TXEN is the Transmitter Enable Bit. When this bit is equal to "0", the transmitter will be disabled with any pending data transmissions being aborted. In addition the buffers will be reset. In this situation the TX pin will be used as an I/O or other pin-shared functional pin.

If the TXEN bit is equal to "1" and the UARTEN bit is also equal to "1", the transmitter will be enabled and the TX pin will be controlled by the UART. Clearing the TXEN bit during a transmission will cause the data transmission to be aborted and will reset the transmitter. If this situation occurs, the TX pin will be used as an I/O or other pin-shared functional pin.

Bit 6 **RXEN:** UART Receiver enabled control

0: UART receiver is disabled

1: UART receiver is enabled

The bit named RXEN is the Receiver Enable Bit. When this bit is equal to "0", the receiver will be disabled with any pending data receptions being aborted. In addition the receive buffers will be reset. In this situation the RX pin will be used as an I/O or other pin-shared functional pin. If the RXEN bit is equal to "1" and the UARTEN bit is also equal to "1", the receiver will be enabled and the RX pin will be controlled by the UART. Clearing the RXEN bit during a reception will cause the data reception to be aborted and will reset the receiver. If this situation occurs, the RX pin will be used as an I/O or other pin-shared functional pin.

Bit 5 **BRGH:** Baud Rate speed selection

0: Low speed baud rate

1: High speed baud rate

The bit named BRGH selects the high or low speed mode of the Baud Rate Generator. This bit, together with the value placed in the baud rate register BRG, controls the Baud Rate of the UART. If this bit is equal to "1", the high speed mode is selected. If the bit is equal to "0", the low speed mode is selected.

Bit 4 ADDEN: Address detect function enable control

0: Address detect function is disabled

1: Address detect function is enabled

The bit named ADDEN is the address detect function enable control bit. When this bit is equal to "1", the address detect function is enabled. When it occurs, if the 8th bit, which corresponds to RX7 if BNO=0 or the 9th bit, which corresponds to RX8 if BNO=1, has a value of "1", then the received word will be identified as an address, rather than data. If the corresponding interrupt is enabled, an interrupt request will be generated each time the received word has the address bit set, which is the 8th or 9th bit depending on the value of BNO. If the address bit known as the 8th or 9th bit of the received word is "0" with the address detect function being enabled, an interrupt will not be generated and the received data will be discarded.



Bit 3	WAKE: RX pin falling edge wake-up function enable control 0: RX pin wake-up function is disabled 1: RX pin wake-up function is enabled
	This bit enables or disables the receiver wake-up function. If this bit is equal to "1" and the MCU is in IDLE or SLEEP mode, a falling edge on the RX input pin will wake-up the device. Please reference the UART RX pin wake-up functions in different operating mode for the detail. If this bit is equal to "0" and the MCU is in IDLE or SLEEP mode, any edge transitions on the RX pin will not wake-up the device.
Bit 2	RIE: Receiver interrupt enable control 0: Receiver related interrupt is disabled 1: Receiver related interrupt is enabled
	This bit enables or disables the receiver interrupt. If this bit is equal to "1" and when the receiver overrun flag OERR or receive data available flag RXIF is set, the UART interrupt request flag will be set. If this bit is equal to "0", the UART interrupt request flag will not be influenced by the condition of the OERR or RXIF flags.
Bit 1	THE: Transmitter Idle interrupt enable control 0: Transmitter idle interrupt is disabled 1: Transmitter idle interrupt is enabled
	This bit enables or disables the transmitter idle interrupt. If this bit is equal to "1" and when the transmitter idle flag TIDLE is set, due to a transmitter idle condition, the UART interrupt request flag will be set. If this bit is equal to "0", the UART interrupt request flag will not be influenced by the condition of the TIDLE flag.
Bit 0	TEIE: Transmitter Empty interrupt enable control 0: Transmitter empty interrupt is disabled 1: Transmitter empty interrupt is enabled This bit enables or disables the transmitter empty interrupt. If this bit is equal to "1"
	and when the transmitter empty flag TXIF is set, due to a transmitter empty condition, the UAPT interrupt request flag will be set. If this bit is equal to "0" the UAPT

the UART interrupt request flag will be set. If this bit is equal to "0", the UART interrupt request flag will not be influenced by the condition of the TXIF flag.

TXR/RXR register

Bit	7	6	5	4	3	2	1	0
Name	TXRX7	TXRX6	TXRX5	TXRX4	TXRX3	TXRX2	TXRX1	TXRX0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	х	х	х	х	х	Х	х	х
							"	x" unknown

Bit 7~0 TXRX7~TXRX0: UART Transmit/Receive Data bit 7 ~ bit 0

BRG Register

Bit	7	6	5	4	3	2	1	0
Name	BRG7	BRG6	BRG5	BRG4	BRG3	BRG2	BRG1	BRG0
R/W								
POR	х	х	х	х	х	х	х	x

"x" unknown

Bit 7~0 BRG7~BRG0: Baud Rate values

> By programming the BRGH bit in UCR2 Register which allows selection of the related formula described above and programming the required value in the BRG register, the required baud ratecan be setup.

Note: Baud rate= $f_{SYS}/[64 \times (N+1)]$ if BRGH=0.

Baud rate= $f_{SYS}/[16 \times (N+1)]$ if BRGH=1.



Baud Rate Generator

To setup the speed of the serial data communication, the UART function contains its own dedicated baud rate generator. The baud rate is controlled by its own internal free running 8-bit timer, the period of which is determined by two factors. The first of these is the value placed in the baud rate register BRG and the second is the value of the BRGH bit with the control register UCR2. The BRGH bit decides if the baud rate generator is to be used in a high speed mode or low speed mode, which in turn determines the formula that is used to calculate the baud rate. The value N in the BRG register which is used in the following baud rate calculation formula determines the division factor. Note that N is the decimal value placed in the BRG register and has a range of between 0 and 255.

UCR2 BRGH Bit	0	1
Baud Rate (BR)	f _{SYS} / [64 (N+1)]	f _{SYS} / [16 (N+1)]

By programming the BRGH bit which allows selection of the related formula and programming the required value in the BRG register, the required baud rate can be setup. Note that because the actual baud rate is determined using a discrete value, N, placed in the BRG register, there will be an error associated between the actual and requested value. The following example shows how the BRG register value N and the error value can be calculated.

Calculating the register and error values

For a clock frequency of 4MHz, and with BRGH cleared to zero determine the BRG register value N, the actual baud rate and the error value for a desired baud rate of 4800.

From the above table the desired baud rate BR = $f_{SYS} / [64 (N+1)]$

Re-arranging this equation gives N = [$f_{SYS} / (BR \times 64)$] - 1

Giving a value for N = $[4000000 / (4800 \times 64)] - 1 = 12.0208$

To obtain the closest value, a decimal value of 12 should be placed into the BRG register. This gives an actual or calculated baud rate value of BR = $4000000 / [64 \times (12 + 1)] = 4808$

Therefore the error is equal to (4808 - 4800) / 4800 = 0.16%

The following tables show actual values of baud rate and error values for the two values of BRGH.

Baud		Baud Rates for BRGH=0											
Rate		f _{sys} =4MHz			=3.579545	5MHz	fsys=7.159MHz						
K/BPS	BRG	Kbaud	Error (%)	BRG	Kbaud	Error (%)	BRG	Kbaud	Error (%)				
0.3	207	0.300	0.16	185	0.300	0.00	_	_	_				
1.2	51	1.202	0.16	46	1.190	-0.83	92	1.203	0.23				
2.4	25	2.404	0.16	22	2.432	1.32	46	2.380	-0.83				
4.8	12	4.808	0.16	11	4.661	-2.90	22	4.863	1.32				
9.6	6	8.929	-6.99	5	9.321	-2.90	11	9.332	-2.90				
19.2	2	20.833	8.51	2	18.643	-2.90	5	18.643	-2.90				
38.4	_	_	_	_	_	—	2	32.286	-2.90				
57.6	0	62.500	8.51	0	55.930	-2.90	1	55.930	-2.90				
115.2	—	_	—	—	—		0	111.859	-2.90				

Baud Rates and Error Values for BRGH = 0



Baud	Baud Rates for BRGH=0											
Rate K/BPS		f _{sys} =4MHz			=3.57954	5MHz	fsys=7.159MHz					
	BRG	Kbaud	Error (%)	BRG	Kbaud	Error (%)	BRG	Kbaud	Error (%)			
0.3	_	—	_	_	_	_	_	_	_			
1.2	207	1.202	0.16	185	1.203	0.23	_	_	—			
2.4	103	2.404	0.16	92	2.406	0.23	185	2.406	0.23			
4.8	51	4.808	0.16	46	4.76	-0.83	92	4.811	0.23			
9.6	25	9.615	0.16	22	9.727	1.32	46	9.520	-0.83			
19.2	12	19.231	0.16	11	18.643	-2.90	22	19.454	1.32			
38.4	6	35.714	-6.99	5	37.286	-2.90	11	37.286	-2.90			
57.6	3	62.5	8.51	3	55.930	-2.90	7	55.930	-2.90			
115.2	1	125	8.51	1	111.86	-2.90	3	111.86	-2.90			
250	0	250	0	_	_	—	_	_	_			

Baud Rates and Error Values for BRGH = 1

UART Setup and Control

For data transfer, the UART function utilizes a non-return-to-zero, more commonly known as NRZ, format. This is composed of one start bit, eight or nine data bits, and one or two stop bits. Parity is supported by the UART hardware, and can be setup to be even, odd or no parity. For the most common data format, 8 data bits along with no parity and one stop bit, denoted as 8, N, 1, is used as the default setting, which is the setting at power-on. The number of data bits and stop bits, along with the parity, are setup by programming the corresponding BNO, PRT, PREN, and STOPS bits in the UCR1 register. The baud rate used to transmit and receive data is setup using the internal 8-bit baud rate generator, while the data is transmitted and received LSB first. Although the UART transmitter and receiver are functionally independent, they both use the same data format and baud rate. In all cases stop bits will be used for data transmission.

Enabling/disabling the UART

The basic on/off function of the internal UART function is controlled using the UARTEN bit in the UCR1 register. If the UARTEN, TXEN and RXEN bits are set, then these two UART pins will act as normal TX output pin and RX input pin respectively. If no data is being transmitted on the TX pin, then it will default to a logic high value.

Clearing the UARTEN bit will disable the TX and RX pins and allow these two pins to be used as normal I/O or other pin-shared functional pins. When the UART function is disabled the buffer will be reset to an empty condition, at the same time discarding any remaining residual data. Disabling the UART will also reset the error and status flags with bits TXEN, RXEN, TXBRK, RXIF, OERR, FERR, PERR and NF being cleared while bits TIDLE, TXIF and RIDLE will be set. The remaining control bits in the UCR1, UCR2 and BRG registers will remain unaffected. If the UARTEN bit in the UCR1 register is cleared while the UART is active, then all pending transmissions and receptions will be immediately suspended and the UART will be reset to a condition as defined above. If the UART is then subsequently re-enabled, it will restart again in the same configuration.




Data, parity and stop bit selection

The format of the data to be transferred, is composed of various factors such as data bit length, parity on/off, parity type, address bits and the number of stop bits. These factors are determined by the setup of various bits within the UCR1 register. The BNO bit controls the number of data bits which can be set to either 8 or 9, the PRT bit controls the choice of odd or even parity, the PREN bit controls the parity on/off function and the STOPS bit decides whether one or two stop bits are to be used. The following table shows various formats for data transmission. The address bit identifies the frame as an address character. The number of stop bits, which can be either one or two, is independent of the data length.

Start Bit	Data Bits	Address Bits	Parity Bits	Stop Bit						
Example of 8-bit Data Formats										
1	8	0	0	1						
1	7	0	1	1						
1	7	1	0	1						
Example of 9-bit D	ata Formats									
1	9	0	0	1						
1	8	0	1	1						
1	8	1	0	1						

Transmitter Receiver Data Format

The following diagram shows the transmit and receive waveforms for both 8-bit and 9-bit data formats.



UART transmitter

Data word lengths of either 8 or 9 bits, can be selected by programming the BNO bit in the UCR1 register. When BNO bit is set, the word length will be set to 9 bits. In this case the 9th bit, which is the MSB, needs to be stored in the TX8 bit in the UCR1 register. At the transmitter core lies the Transmitter Shift Register, more commonly known as the TSR, whose data is obtained from the transmit data register, which is known as the TXR register. The data to be transmitted is loaded into this TXR register by the application program. The TSR register is not written to with new data until the stop bit from the previous transmission has been sent out. As soon as this stop bit has been transmitted, the TSR can then be loaded with new data from the TXR register, if it is available. It should be noted that the TSR register, unlike many other registers, is not directly mapped into the Data Memory area and as such is not available to the application program for direct read/write operations. An actual transmission of data will normally be enabled when the TXEN bit is set, but the data will not be transmitted until the TXR register has been loaded with data and the baud rate generator has defined a shift clock source. However, the transmission can also be initiated by first loading data into the TXR register, after which the TXEN bit can be set. When a transmission of data begins, the TSR is normally empty, in which case a transfer to the TXR register will result in an immediate transfer to the TSR. If during a transmission the TXEN bit is cleared, the transmission will immediately cease and the transmitter will be reset. The TX output pin will then return to the I/O or other pin-shared function.



Transmitting data

When the UART is transmitting data, the data is shifted on the TX pin from the shift register, with the least significant bit first. In the transmit mode, the TXR register forms a buffer between the internal bus and the transmitter shift register. It should be noted that if 9-bit data format has been selected, then the MSB will be taken from the TX8 bit in the UCR1 register. The steps to initiate a data transfer can be summarized as follows:

- Make the correct selection of the BNO, PRT, PREN and STOPS bits to define the required word length, parity type and number of stop bits.
- Setup the BRG register to select the desired baud rate.
- Set the TXEN bit to ensure that the TX pin is used as a UART transmitter pin.
- Access the USR register and write the data that is to be transmitted into the TXR register. Note that this step will clear the TXIF bit.
- This sequence of events can now be repeated to send additional data.

It should be noted that when TXIF=0, data will be inhibited from being written to the TXR register. Clearing the TXIF flag is always achieved using the following software sequence:

1. A USR register access

2. A TXR register write execution

The read-only TXIF flag is set by the UART hardware and if set indicates that the TXR register is empty and that other data can now be written into the TXR register without overwriting the previous data. If the TEIE bit is set then the TXIF flag will generate an interrupt.

During a data transmission, a write instruction to the TXR register will place the data into the TXR register, which will be copied to the shift register at the end of the present transmission. When there is no data transmission in progress, a write instruction to the TXR register will place the data directly into the shift register, resulting in the commencement of data transmission, and the TXIF bit being immediately set. When a frame transmission is complete, which happens after stop bits are sent or after the break frame, the TIDLE bit will be set. To clear the TIDLE bit the following software sequence is used:

1. A USR register access

2. A TXR register write execution

Note that both the TXIF and TIDLE bits are cleared by the same software sequence.

Transmit break

If the TXBRK bit is set then break characters will be sent on the next transmission. Break character transmission consists of a start bit, followed by $13 \times N$ '0' bits and stop bits, where N=1, 2, etc. If a break character is to be transmitted then the TXBRK bit must be first set by the application program, then cleared to generate the stop bits. Transmitting a break character will not generate a transmit interrupt. Note that a break condition length is at least 13 bits long. If the TXBRK bit is continually kept at a logic high level then the transmitter circuitry will transmit continuous break characters. After the application program has cleared the TXBRK bit, the transmitter will finish transmitting the last break character and subsequently send out one or two stop bits. The automatic logic highs at the end of the last break character will ensure that the start bit of the next frame is recognized.



UART receiver

The UART is capable of receiving word lengths of either 8 or 9 bits. If the BNO bit is set, the word length will be set to 9 bits with the MSB being stored in the RX8 bit of the UCR1 register. At the receiver core lies the Receive Serial Shift Register, commonly known as the RSR. The data which is received on the RX external input pin, is sent to the data recovery block. The data recovery block operating speed is 16 times that of the baud rate, while the main receive serial shifter operates at the baud rate. After the RX pin is sampled for the stop bit, the received data in RSR is transferred to the receive data register, if the register is empty. The data which is received on the external RX input pin is sampled three times by a majority detect circuit to determine the logic level that has been placed onto the RX pin. It should be noted that the RSR register, unlike many other registers, is not directly mapped into the Data Memory area and as such is not available to the application program for direct read/write operations.

Receiving data

When the UART receiver is receiving data, the data is serially shifted in on the external RX input pin, LSB first. In the read mode, the RXR register forms a buffer between the internal bus and the receiver shift register. The RXR register is a two byte deep FIFO data buffer, where two bytes can be held in the FIFO while a third byte can continue to be received. Note that the application program must ensure that the data is read from RXR before the third byte has been completely shifted in, otherwise this third byte will be discarded and an overrun error OERR will be subsequently indicated. The steps to initiate a data transfer can be summarized as follows:

- Make the correct selection of BNO, PRT, PREN and STOPS bits to define the word length, parity type and number of stop bits.
- Setup the BRG register to select the desired baud rate.
- Set the RXEN bit to ensure that the RX pin is used as a UART receiver pin.
- At this point the receiver will be enabled which will begin to look for a start bit.
- When a character is received the following sequence of events will occur:
- The RXIF bit in the USR register will be set when RXR register has data available, at least one more character can be read.
- When the contents of the shift register have been transferred to the RXR register, then if the RIE bit is set, an interrupt will be generated.
- If during reception, a frame error, noise error, parity error, or an overrun error has been detected, then the error flags can be set.

The RXIF bit can be cleared using the following software sequence:

- 1. A USR register access
- 2. An RXR register read execution



Receive break

Any break character received by the UART will be managed as a framing error. The receiver will count and expect a certain number of bit times as specified by the values programmed into the BNO and STOPS bits. If the break is much longer than 13 bit times, the reception will be considered as complete after the number of bit times specified by BNO and STOPS. The RXIF bit is set, FERR is set, zeros are loaded into the receive data register, interrupts are generated if appropriate and the RIDLE bit is set. If a long break signal has been detected and the receiver has received a start bit, the data bits and the invalid stop bit, which sets the FERR flag, the receiver must wait for a valid stop bit before looking for the next start bit. The receiver will not make the assumption that the break condition on the line is the next start bit. A break is regarded as a character that contains only zeros with the FERR flag set. The break character will be loaded into the suffer and no further data will be received until stop bits are received. It should be noted that the RIDLE read only flag will go high when the stop bits have not yet been received. The reception of a break character on the UART registers will result in the following:

- The framing error flag, FERR, will be set.
- The receive data register, RXR, will be cleared.
- The OERR, NF, PERR, RIDLE or RXIF flags will possibly be set.

Idle status

When the receiver is reading data, which means it will be in between the detection of a start bit and the reading of a stop bit, the receiver status flag in the USR register, otherwise known as the RIDLE flag, will have a zero value. In between the reception of a stop bit and the detection of the next start bit, the RIDLE flag will have a high value, which indicates the receiver is in an idle condition.

Receiver interrupt

The read only receive interrupt flag RXIF in the USR register is set by an edge generated by the receiver. An interrupt is generated if RIE=1, when a word is transferred from the Receive Shift Register, RSR, to the Receive Data Register, RXR. An overrun error can also generate an interrupt if RIE=1.

Managing receiver errors

Several types of reception errors can occur within the UART module, the following section describes the various types and how they are managed by the UART.

Overrun Error – OERR flag

The RXR register is composed of a two byte deep FIFO data buffer, where two bytes can be held in the FIFO register, while a third byte can continue to be received. Before this third byte has been entirely shifted in, the data should be read from the RXR register. If this is not done, the overrun error flag OERR will be consequently indicated.

In the event of an overrun error occurring, the following will happen:

- The OERR flag in the USR register will be set.
- The RXR contents will not be lost.
- The shift register will be overwritten.
- An interrupt will be generated if the RIE bit is set.

The OERR flag can be cleared by an access to the USR register followed by a read to the RXR register.



Noise Error – NF Flag

Over-sampling is used for data recovery to identify valid incoming data and noise. If noise is detected within a frame the following will occur:

- The read only noise flag, NF, in the USR register will be set on the rising edge of the RXIF bit.
- Data will be transferred from the Shift register to the RXR register.
- No interrupt will be generated. However this bit rises at the same time as the RXIF bit which itself generates an interrupt.

Note that the NF flag is reset by a USR register read operation followed by an RXR register read operation.

Framing Error – FERR Flag

The read only framing error flag, FERR, in the USR register, is set if a zero is detected instead of stop bits. If two stop bits are selected, both stop bits must be high, otherwise the FERR flag will be set. The FERR flag is buffered along with the received data and is cleared on any reset.

Parity Error – PERR Flag

The read only parity error flag, PERR, in the USR register, is set if the parity of the received word is incorrect. This error flag is only applicable if the parity is enabled, PREN = 1, and if the parity type, odd or even is selected. The read only PERR flag is buffered along with the received data bytes. It is cleared on any reset. It should be noted that the FERR and PERR flags are buffered along with the corresponding word and should be read before reading the data word.


UART Module Interrupt Structure

Several individual UART conditions can generate a UART interrupt. When these conditions exist, a low pulse will be generated to get the attention of the microcontroller. These conditions are a transmitter data register empty, transmitter idle, receiver data available, receiver overrun, address detect and an RX pin wake-up. When any of these conditions are created, if the global interrupt enable bit, multi-function interrupt enable bit and its corresponding interrupt control bit are enabled and the stack is not full, the program will jump to its corresponding interrupt vector where it can be serviced before returning to the main program. Four of these conditions have the corresponding USR register flags which will generate a UART interrupt if its associated interrupt enable control bit in the UCR2 register is set. The two transmitter interrupt conditions have their own corresponding enable control bits, while the two receiver interrupt conditions have a shared enable control bit. These enable bits can be used to mask out individual UART interrupt sources.

The address detect condition, which is also a UART interrupt source, does not have an associated flag, but will generate a UART interrupt when an address detect condition occurs if its function is enabled by setting the ADDEN bit in the UCR2 register. An RX pin wake-up, which is also a UART interrupt source, does not have an associated flag, but will generate a UART interrupt if the microcontroller is woken up by a falling edge on the RX pin, if the WAKE and RIE bits in the UCR register are set. Note that in the event of an RX wake-up interrupt occurring, there will be a certain period of delay, commonly known as the System Start-up Time, for the oscillator to restart and stabilize before the system resumes normal operation.

Note that the USR register flags are read only and cannot be cleared or set by the application program, neither will they be cleared when the program jumps to the corresponding interrupt servicing routine, as is the case for some of the other interrupts. The flags will be cleared automatically when certain actions are taken by the UART, the details of which are given in the UART register section. The overall UART interrupt can be disabled or enabled by the related interrupt enable control bits in the interrupt control registers of the microcontroller to decide whether the interrupt requested by the UART module is masked out or allowed.





UART Interrupt Scheme

Address detect mode

Setting the Address Detect Mode bit, ADDEN, in the UCR2 register, enables this special mode. If this bit is enabled then an additional qualifier will be placed on the generation of a Receiver Data Available interrupt, which is requested by the RXIF flag. If the ADDEN bit is enabled, then when data is available, an interrupt will only be generated, if the highest received bit has a high value. Note that the MFnE, UIE and EMI interrupt enable bits must also be enabled for correct interrupt generation. This highest address bit is the 9th bit if BNO=1 or the 8th bit if BNO=0. If this bit is high, then the received word will be defined as an address rather than data. A Data Available interrupt will be generated every time the last bit of the received word is set. If the ADDEN bit is not enabled, then a Receiver Data Available interrupt will be generated each time the RXIF flag is set, irrespective of the data last bit status. The address detect mode and parity enable are mutually exclusive functions. Therefore if the address detect mode is enabled, then to ensure correct operation, the parity function should be disabled by resetting the parity enable bit to zero.

ADDEN	Bit 9 if BNO=1, Bit 8 if BNO=0	UART Interrupt Generated
0	0	\checkmark
0	1	\checkmark
1	0	×
I	1	

ADDEN Bit Function



UART Module Power Down and Wake-up


When the MCU is in the Power Down Mode, the UART will cease to function. When the device enters the Power Down Mode, all clock sources to the module are shutdown. If the MCU enters the Power Down Mode while a transmission is still in progress, then the transmission will be paused until the UART clock source derived from the microcontroller is activated. In a similar way, if the MCU enters the Power Down Mode while receiving data, then the reception of data will likewise be paused. When the MCU enters the Power Down Mode, note that the USR, UCR1, UCR2, transmit and receive registers, as well as the BRG register will not be affected. It is recommended to make sure first that the UART data transmission or reception has been finished before the microcontroller enters the Power Down mode.

The UART function contains a receiver RX pin wake-up function, which is enabled or disabled by the WAKE bit in the UCR2 register. If this bit, along with the UART enable bit, UARTEN, the receiver enable bit, RXEN and the receiver interrupt bit, RIE, are all set before the MCU enters the Power Down Mode, then a falling edge on the RX pin will wake up the MCU from the Power Down Mode. Note that as it takes certain system clock cycles after a wake-up, before normal microcontroller operation resumes, any data received during this time on the RX pin will be ignored.


For a UART wake-up interrupt to occur, in addition to the bits for the wake-up being set, the global interrupt enable bit, EMI, and the UART interrupt enable bit, UIE, must also be set. If these two bits are not set then only a wake up event will occur and no interrupt will be generated. Note also that as it takes certain system clock cycles after a wake-up before normal microcontroller resumes, the UART interrupt will not be generated until after this time has elapsed.

IR Modulation Interface

The UART interface has an integrated IR modulation interface. Infrared modulation frequency control by register IRCTRL0, its value is any integer between 0 and 127.



Infrared modulation: When TXD = 0 only, the IR modulation will produce infrared mixing and output data. To meet the needs of both PNP and NPN infrared driver tube, located in the register IRCTRL0 bit7 IRTC, control the polarity of the output of the infrared modulation. IRTC = 0 for positive polarity output, suitable for PNP transistor driver; IRTC = 1 for a negative output, suitable for the NPN driver. See below:





IRCTRL0 Register

Bit	7	6	5	4	3	2	1	0
Name	IRTC	IRDC6	IRDC5	IRDC4	IRDC3	IRDC2	IRDC1	IRDC0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7 **IRTC:** IR modulation output polarity select 0: Negative 1: Positive

Bit 6~0 **IRDC6~IRDC0:** IR modulation frequency divider coefficient Fcarry = $(f_{SYS}/(IRDC+1))/2$

IRCTRL1 Register

Bit	7	6	5	4	3	2	1	0
Name	_	—	—	_	—	—	—	IRME0
R/W	_	_	_	_	_	_	_	R/W
POR		_	_	_	_	_	_	0

Bit 7~1 Unimplemented, read as "0"

Bit 0

IRME0: UART0 TX IR modulation control

0: UART0 TX IR modulation disable

1: UART0 TX IR modulation enable

Interrupts

Interrupts are an important part of any microcontroller system. When an external event or an internal function such as a Timer Module or an A/D converter requires microcontroller attention, their corresponding interrupt will enforce a temporary suspension of the main program allowing the microcontroller to direct attention to their respective needs. The device contains several external interrupt and internal interrupts functions. The external interrupts are generated by the action of the external INT0~INT1 and PINTB pins, while the internal interrupts are generated by various internal functions such as the TMs, Time Base, LVD, EEPROM and the A/D converter.

Interrupt Registers

Overall interrupt control, which basically means the setting of request flags when certain microcontroller conditions occur and the setting of interrupt enable bits by the application program, is controlled by a series of registers, located in the Special Purpose Data Memory. The first is the INTCO~INTC2 registers which setup the primary interrupts, the second is the MFI0~MFI3 registers which setup the Multi-function interrupts. Finally there is an INTEG register to setup the external interrupt trigger edge type.

Each register contains a number of enable bits to enable or disable individual registers as well as interrupt flags to indicate the presence of an interrupt request. The naming convention of these follows a specific pattern. First is listed an abbreviated interrupt type, then the (optional) number of that interrupt followed by either an "E" for enable/disable bit or "F" for request flag.



Function	Enable Bit	Request Flag	Notes	
Global	EMI	—	—	
INTn Pin	INTnE	INTnF	n=0~1	
Multi-function	MFnE	MFnF	n=0~3	
A/D Converter	ADE	ADF	—	
Time Base	TBnE	TBnF	n=0~1	
LVD	LVE	LVF	—	
EEPROM	DEE	DEF	—	
SIM	SIE	SIF	—	
I2C time out	I2CTOE	I2CTOF	—	
UART	UIE	UIF	—	
ТМ	TnPE	TnPF	n=0~2	
	TnAE	TnAF	11-0~2	

Interrupt Register Bit Naming Conventions

Register		Bit											
Name	7	6	5	4	3	2	1	0					
INTEG	—	—	—	—	INT1S1	INT1S0	INT0S1	INT0S0					
INTC0	_	MF0F	INT1F	INT0F	MF0E	INT1E	INT0E	EMI					
INTC1	MF1F	TB1F	TB0F	ADF	MF1E	TB1E	TB0E	ADE					
INTC2	CP1F	CP0F	MF3F	MF2F	CP1E	CP0E	MF3E	MF2E					
MFI0	—	_	T0AF	T0PF	—	—	T0AE	TOPE					
MFI1	UIF	SIF	DEF	LVF	UIE	SIE	DEE	LVE					
MFI2	I2CTOF	—	T1AF	T1PF	I2CTOE	_	T1AE	T1PE					
MFI3	_	_	T2AF	T2PF	_	_	T2AE	T2PE					

Interrupt Register Contents

INTEG Register

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	—	INT1S1	INT1S0	INT0S1	INT0S0
R/W	—	—	—	—	R/W	R/W	R/W	R/W
POR	—	—	—	—	0	0	0	0

Bit 7~4 Unimplemented, read as "0"

Bit 3~2 INT1S1~INT1S0: interrupt edge control for INT1 pin

- 00: Disable
- 01: Rising edge
- 10: Falling edge
- 11: Rising and falling edges

Bit 1~0 INT0S1~INT0S0: interrupt edge control for INT0 pin

- 00: Disable
- 01: Rising edge
- 10: Falling edge
- 11: Rising and falling edges



INTC0 Register

C0 Regist	er							
Bit	7	6	5	4	3	2	1	0
Name	_	MF0F	INT1F	INT0F	MF0E	INT1E	INT0E	EMI
R/W	_	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	_	0	0	0	0	0	0	0
Bit 7	Unimple	emented, rea	ad as "0"					
Bit 6			tion Interrup	pt 0 Reques	t Flag			
		request						
D'4 5		rrupt reque		, a				
Bit 5		INTT interi request	rupt request	t flag				
		rrupt request	st					
Bit 4			rupt request	t flag				
	0: No 1	request		C				
		rrupt reque						
Bit 3			tion Interruj	pt 0 Contro	1			
	0: Disa 1: Ena							
Bit 2			rupt control	1				
DIL 2	0: Disa		rupt control	1				
	1: Ena							
Bit 1	INT0E:	INT0 inter	rupt control	1				
	0: Disa							
D:40	1: Ena		1					
Bit 0	EMI: G 0: Disa	lobal interr	upt control					
	1: Ena							
C1 Regist								
Bit	7	6	5	4	3	2	1	0
Name	MF1F	TB1F	TB0F	ADF	MF1E	TB1E	TB0E	ADE
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0
Bit 7	MF1F:	Multi-funct	ion Interrup	ot 1 Reques	t Flag			
		request	1		0			
	1: Inte	rrupt reque	st					
Bit 6 TB1F: Time Base 1 Interrupt Request Flag								
		request						
	L: Inte	rrunt reque	ST.					

- 1: Interrupt request
- Bit 5 **TB0F:** Time Base 0 Interrupt Request Flag 0: No request 1: Interrupt request Bit 4 ADF: A/D Converter Interrupt Request Flag
 - 0: No request
- 1: Interrupt request MF1E: Multi-function Interrupt 1 Control Bit 3 0: Disable 1: Enable Bit 2 TB1E: Time Base 1 Interrupt Control 0: Disable
- 1: Enable TB0E: Time Base 0 Interrupt Control Bit 1 0: Disable 1: Enable Bit 0 ADE: A/D Converter Interrupt Control 0: Disable
 - 1: Enable



INTC2 Register

Bit	7	6	5	4	3	2	1	0
Name	CP1F	CP0F	MF3F	MF2F	CP1E	CP0E	MF3E	MF2E
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0
it 7	CP1F: Comparator 1 Interrupt Control 0: No request 1: Interrupt request							
t 6	CP0F: Comparator 0 Interrupt Control 0: No request 1: Interrupt request							
5	MF3F: Multi-function Interrupt 3 Request Flag 0: No request 1: Interrupt request							
4	0: No 1	Multi-funct request rrupt reques		pt 2 Reques	t Flag			
3	CP1E: (0: Disa 1: Ena		1 Interrupt	Control				
t 2	CP0E: Comparator 0 Interrupt Control 0: Disable 1: Enable							
it 1	MF3E: Multi-function Interrupt 3 Control 0: Disable 1: Enable							
bit 0	MF2E: Multi-function Interrupt 2 Control 0: Disable 1: Enable							

MFI0 Register

	Bit	7	6	5	4	3	2	1	0
	Name	—	—	T0AF	T0PF	—	—	T0AE	T0PE
	R/W	—	—	R/W	R/W	_	_	R/W	R/W
	POR	—	—	0	0	_	_	0	0
ł	3it 7~6	Unimplemented, read as "0"							
ł	Bit 5	T0AF: 1	TM0 Comp	arator A ma	tch interrup	ot request fl	ag		
		0: No 1	request						
		1: Interrupt request							
ł	Bit 4	TOPF: TM0 Comparator P match interrupt request flag							
		0: No 1	request		1	1	e		
			rrupt reque	st					
ł	Bit 3~2	Unimple	mented, rea	ad as "0"					
I	Bit 1	TOAE: 7	ГМ0 Сотр	arator A ma	atch interru	ot control			
		T0AE: TM0 Comparator A match interrupt control 0: Disable							
		1: Enable							
ł	Bit 0	TOPE: TMO Comparator P match interrupt control							
-		0: Disa	1						
		1: Enal							
		1. 2114							



MFI1 Register

i Register								
Bit	7	6	5	4	3	2	1	0
Name	UIF	SIF	DEF	LVF	UIE	SIE	DEE	LVE
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0
Bit 7	UIF: UA	ART interru	pt request f	lag				
	0: No 1	request						
	1: Inte	rrupt reque	st					
Bit 6	SIF: SIN	A interrupt	request flag	5				
		request						
		rrupt reque						
Bit 5		ata EEPRO	M interrup	t request fla	g			
	0: No request							
		rrupt reque						
Bit 4		/D interrup	t request fla	ag				
		request						
		rrupt reque						
Bit 3		ART interru	pt control					
	0: Disa							
Bit 2	1: Ena		Control					
DIL Z	0: Disa	M Interrupt	Control					
	1: Ena							
Bit 1		ata EEPRO	M interrup	t control				
	0: Disa		ivi interitup	t control				
	1: Ena							
Bit 0	LVE: LVD Interrupt Control							
	0: Disa							
	1: Ena	ble						

MFI2 Register

			_	-	•			•
Bit	7	6	5	4	3	2	1	0
Name	12CTOF	—	T1AF	T1PF	12CTOE	—	T1AE	T1PE
R/W	R/W	—	R/W	R/W	R/W	—	R/W	R/W
POR	0	—	0	0	0		0	0
Bit 7	I2CTOF	F: I ² C Time	Out interru	ipt request	flag			
	0: No 1	request						
	1: Inter	rrupt reque	st					
Bit 6	Unimple	mented, re	ad as "0"					
Bit 5	T1AF: 7	TM1 Comp	arator A ma	tch interrug	ot request fl	ag		
		request						
	1: Inter	rrupt reque	st					
Bit 4		~	arator P ma	tch interrup	t request fla	ag		
		request						
		rrupt reque						
Bit 3			Out interru	upt control				
	0: Disa							
	1: Ena	ble						
Bit 2	1	emented, re						
Bit 1			arator A ma	atch interruj	pt control			
	0: Disa	able						
	1: Ena	ble						
Bit 0	T1PE: T	M1 Comp	arator P ma	tch interrup	ot control			
	0: Disa	able						
	1: Ena	ble						



MFI3 Register

Bit	7	6	5	4	3	2	1	0
Name	_	—	T2AF	T2PF	—	—	T2AE	T2PE
R/W	_	—	R/W	R/W	_	—	R/W	R/W
POR	_	—	0	0	_	_	0	0
Bit 7~6	Unimple	Unimplemented, read as "0"						
Bit 5	T2AF:	TM2 Comp	arator A ma	tch interrup	ot request fl	ag		
	T2AF: TM2 Comparator A match interrupt request flag 0: No request							
1: Interrupt request								
D:4 4		1 1		4 . 1. i				
Bit 4		~	arator P ma	tch interrup	t request na	ıg		
		request						
		rrupt reque						
Bit 3~2	Unimple	emented, re	ad as "0"					
Bit 1	T2AE:	ГМ2 Сотр	arator A ma	tch interrup	ot control			
	0: Disa	able		-				
	1: Enable							
Bit 0	T2PE: TM2 Comparator P match interrupt control							
	0: Disable							
	1: Ena							
	r. Ena							

Interrupt Operation


When the conditions for an interrupt event occur, such as a TM Comparator P, Comparator A match or A/D conversion completion etc, the relevant interrupt request flag will be set. Whether the request flag actually generates a program jump to the relevant interrupt vector is determined by the condition of the interrupt enable bit. If the enable bit is set high then the program will jump to its relevant vector; if the enable bit is zero then although the interrupt request flag is set an actual interrupt will not be generated and the program will not jump to the relevant interrupt vector. The global interrupt enable bit, if cleared to zero, will disable all interrupts.

When an interrupt is generated, the Program Counter, which stores the address of the next instruction to be executed, will be transferred onto the stack. The Program Counter will then be loaded with a new address which will be the value of the corresponding interrupt vector. The microcontroller will then fetch its next instruction from this interrupt vector. The instruction at this vector will usually be a "JMP" which will jump to another section of program which is known as the interrupt service routine. Here is located the code to control the appropriate interrupt. The interrupt service routine must be terminated with a "RETI", which retrieves the original Program Counter address from the stack and allows the microcontroller to continue with normal execution at the point where the interrupt occurred. The various interrupt enable bits, together with their associated request flags, are shown in the accompanying diagrams with their order of priority. Some interrupt sources have their own individual vector while others share the same multi-function interrupt vector. Once an interrupt subroutine is serviced, all the other interrupts will be blocked, as the global interrupt enable bit, EMI bit will be cleared automatically. This will prevent any further interrupt nesting from occurring. However, if other interrupt requests occur during this interval, although the interrupt will not be immediately serviced, the request flag will still be recorded.

If an interrupt requires immediate servicing while the program is already in another interrupt service routine, the EMI bit should be set after entering the routine, to allow interrupt nesting. If the stack is full, the interrupt request will not be acknowledged, even if the related interrupt is enabled, until the Stack Pointer is decremented. If immediate service is desired, the stack must be prevented from becoming full. In case of simultaneous requests, the accompanying diagram shows the priority that is applied. All of the interrupt request flags when set will wake-up the device if it is in SLEEP or IDLE Mode, however to prevent a wake-up from occurring the corresponding flag should be set before the device is in SLEEP or IDLE Mode.

HT67F5640 20-Bit Delta Sigma A/D + LCD Flash MCU





Interrupt Structure

External Interrupt

The external interrupts are controlled by signal transitions on the pins INT0~INT1. An external interrupt request will take place when the external interrupt request flags, INT0F~INT1F, are set, which will occur when a transition, whose type is chosen by the edge select bits, appears on the external interrupt pins. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and respective external interrupt enable bit, INT0E~INT1E, must first be set. Additionally the correct interrupt edge type must be selected using the INTEG register to enable the external interrupt function and to choose the trigger edge type. As the external interrupt pins are pin-shared with I/O pins, they can only be configured as external interrupt pins if their external interrupt enable bit in the corresponding interrupt register has been set. The pin must also be setup as an input by setting the correct transition type appears on the external interrupt pin, a subroutine call to the external interrupt vector, will take place. When the interrupt is serviced, the external interrupt request flags, INT0F~INT1F, will be automatically reset and the EMI bit will be automatically cleared to disable other interrupts. Note that any pull-high resistor selections on the



external interrupt pins will remain valid even if the pin is used as an external interrupt input. The INTEG register is used to select the type of active edge that will trigger the external interrupt. A choice of either rising or falling or both edge types can be chosen to trigger an external interrupt. Note that the INTEG register can also be used to disable the external interrupt function.

Comparator Interrupt

The comparator interrupts are controlled by the two internal comparators. A comparator interrupt request will take place when the comparator interrupt request flags, CP0F or CP1F, are set, a situation that will occur when the comparator output changes state. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and comparator interrupt enable bits, CP0E and CP1E, must first be set. When the interrupt is enabled, the stack is not full and the comparator inputs generate a comparator output transition, a subroutine call to the comparator interrupt vector, will take place. When the interrupt is serviced, the comparator interrupt request flags will be automatically reset and the EMI bit will be automatically cleared to disable other interrupts.

A/D Converter Interrupt

The A/D Converter Interrupt is controlled by the termination of an A/D conversion process. An A/ D Converter Interrupt request will take place when the A/D Converter Interrupt request flag, ADF, is set, which occurs when the A/D conversion process finishes. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and A/D Interrupt enable bit, ADE, must first be set. When the interrupt is enabled, the stack is not full and the A/D conversion process has ended, a subroutine call to the A/D Converter Interrupt vector, will take place. When the interrupt is serviced, the A/D Converter Interrupt flag, ADF, will be automatically cleared. The EMI bit will also be automatically cleared to disable other interrupts.

Multi-function Interrupt

Within this device there are up to four Multi-function interrupts. Unlike the other independent interrupts, these interrupts have no independent source, but rather are formed from other existing interrupt sources, namely the TM Interrupts, LVD interrupt, UART interrupt, SIM Interrupt, I²C time out Interrupt and EEPROM Interrupt.

A Multi-function interrupt request will take place when any of the Multi-function interrupt request flags, MFnF are set. The Multi-function interrupt flags will be set when any of their included functions generate an interrupt request flag. To allow the program to branch to its respective interrupt vector address, when the Multi-function interrupt is enabled and the stack is not full, and either one of the interrupts contained within each of Multi-function interrupt occurs, a subroutine call to one of the Multi-function interrupt vectors will take place. When the interrupt is serviced, the related Multi-Function request flag will be automatically reset and the EMI bit will be automatically cleared to disable other interrupts.

However, it must be noted that, although the Multi-function Interrupt flags will be automatically reset when the interrupt is serviced, the request flags from the original source of the Multi-function interrupts, namely the TM Interrupts, LVD interrupt, UART interrupt, SIM Interrupt, I²C time out Interrupt and EEPROM Interrupt will not be automatically reset and must be manually reset by the application program.




Serial Interface Module Interrupt

The Serial Interface Module Interrupt, also known as the SIM interrupt, is contained within the Multi-function Interrupt. An SIM Interrupt request will take place when the SIM Interrupt request flag, SIF, is set, which occurs when a byte of data has been received or transmitted by the SIM interface. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and the Serial Interface Interrupt enable bit, SIE, and Muti-function interrupt enable bits, must first be set. When the interrupt is enabled, the stack is not full and a byte of data has been transmitted or received by the SIM interface, a subroutine call to the respective Multi-function Interrupt vector, will take place. When the Serial Interface Interrupt is serviced, the EMI bit will be automatically cleared to disable other interrupts, however only the Multi-function interrupt request flag will be also automatically cleared. As the SIF flag will not be automatically cleared, it has to be cleared by the application program.

Time Base Interrupts

The function of the Time Base Interrupts is to provide regular time signal in the form of an internal interrupt. They are controlled by the overflow signals from their respective timer functions. When these happens their respective interrupt request flags, TB0F or TB1F will be set. To allow the program to branch to their respective interrupt vector addresses, the global interrupt enable bit, EMI and Time Base enable bits, TB0E or TB1E, must first be set. When the interrupt is enabled, the stack is not full and the Time Base overflows, a subroutine call to their respective vector locations will take place. When the interrupt is serviced, the respective interrupt request flag, TB0F or TB1F, will be automatically reset and the EMI bit will be cleared to disable other interrupts.

The purpose of the Time Base Interrupt is to provide an interrupt signal at fixed time periods. Their clock sources originate from the internal clock source f_{TB} . This f_{TB} input clock passes through a divider, the division ratio of which is selected by programming the appropriate bits in the TBC register to obtain longer interrupt periods whose value ranges. The clock source that generates f_{TB} , which in turn controls the Time Base interrupt period, can originate from several different sources, as shown in the System Operating Mode section.





TBC Register

Bit	7	6	5	4	3	2	1	0			
Name	TBON	TBCK	TB11	TB10	LXTLP	TB02	TB01	TB00			
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
POR	0	0	1	0	1	1	1				
Bit 7	0: Disa	TBON: TB0 and TB1 Control 0: Disable 1: Enable									
Bit 6	TBCK: 0: f _{SUB} 1: f _{SYS} /		Clock								
Bit 5~4	TB11~TB10: Select Time Base 1 Time-out Period $00: 4096/f_{TB}$ $01: 8192/f_{TB}$ $10: 16384/f_{TB}$ $11: 32768/f_{TB}$										
Bit 3	0: Disa	LXT Low able (LXT o ble (LXT sl	quick start-u	up)							
Bit 2~0	$\begin{array}{llllllllllllllllllllllllllllllllllll$										

I²C Time Out Interrupt

The I²C Time Out Interrupt operates is contained within the Multi-function Interrupt. An I²C Time Out Interrupt request will take place when the I²C Time Out Interrupt request flag, I2CTOF, is set, which occurs when an I²C time-out counter overflows. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, I²C time out interrupt enable bit, I2CTOE, and associated Multi-function interrupt enable bit, must first be set. When the interrupt is enabled, the stack is not full and an I²C time-out counter overflow occurs, a subroutine call to the respective Multi-function Interrupt, will take place. When the I²C time out interrupt is serviced, the EMI bit will be automatically cleared to disable other interrupts, however only the Multi-function interrupt request flag will be also automatically cleared. As the I2CTOF flag will not be automatically cleared by the application program.



UART Interrupt

The UART interrupt is contained within the Multi-function Interrupt. Several individual UART conditions can generate a UART interrupt. When these conditions exist, a low pulse will be generated to get the attention of the microcontroller. These conditions are a transmitter data register empty, transmitter idle, receiver data available, receiver overrun, address detect and an RX pin wake-up. To allow the program to branch to the respective interrupt vector addresses, the global interrupt enable bit, EMI, multi-function enable bit, MFnE and UART interrupt enable bit, UIE, must first be set. When the interrupt is enabled, the stack is not full and any of these conditions are created, a subroutine call to the respective Multi-function Interrupt vector, will take place. When the interrupt is serviced, the EMI bit will be automatically cleared to disable other interrupts, the Multi-function interrupt request flag will be also automatically cleared. However, the USR register flags will be cleared automatically when certain actions are taken by the UART, the details of which are given in the UART section.

EEPROM Interrupt

The EEPROM interrupt is contained within the Multi-function Interrupt. An EEPROM Interrupt request will take place when the EEPROM Interrupt request flag, DEF, is set, which occurs when an EEPROM Write cycle ends. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and EEPROM Interrupt enable bit, DEE, and associated Multi-function interrupt enable bit, must first be set. When the interrupt is enabled, the stack is not full and an EEPROM Write cycle ends, a subroutine call to the respective EEPROM Interrupt vector will take place. When the EEPROM Interrupt is serviced, the EMI bit will be automatically cleared to disable other interrupts, however only the Multi-function interrupt request flag will be also automatically cleared. As the DEF flag will not be automatically cleared, it has to be cleared by the application program.

LVD Interrupt

The Low Voltage Detector Interrupt is contained within the Multi-function Interrupt. An LVD Interrupt request will take place when the LVD Interrupt request flag, LVF, is set, which occurs when the Low Voltage Detector function detects a low power supply voltage. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, Low Voltage Interrupt enable bit, LVE, and associated Multi-function interrupt enable bit, must first be set. When the interrupt is enabled, the stack is not full and a low voltage condition occurs, a subroutine call to the Multi-function Interrupt vector, will take place. When the Low Voltage Interrupt is serviced, the EMI bit will be automatically cleared to disable other interrupts, however only the Multi-function interrupt request flag will be also automatically cleared. As the LVF flag will not be automatically cleared, it has to be cleared by the application program.



TM Interrupts

The Compact and Periodic Type TMs have two interrupts each. All of the TM interrupts are contained within the Multi-function Interrupts. For each of the Compact and Periodic Type TMs there are two interrupt request flags TnPF and TnAF and two enable bits TnPE and TnAE. A TM interrupt request will take place when any of the TM request flags are set, a situation which occurs when a TM comparator P or A match situation happens.

To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, respective TM Interrupt enable bit, and relevant Multi-function Interrupt enable bit, MFnE, must first be set. When the interrupt is enabled, the stack is not full and a TM comparator match situation occurs, a subroutine call to the relevant Multi-function Interrupt vector locations, will take place. When the TM interrupt is serviced, the EMI bit will be automatically cleared to disable other interrupts, however only the related MFnF flag will be automatically cleared. As the TM interrupt request flags will not be automatically cleared, they have to be cleared by the application program.

Interrupt Wake-up Function

Each of the interrupt functions has the capability of waking up the microcontroller when in the SLEEP or IDLE Mode. A wake-up is generated when an interrupt request flag changes from low to high and is independent of whether the interrupt is enabled or not. Therefore, even though the device is in the SLEEP or IDLE Mode and its system oscillator stopped, situations such as external edge transitions on the external interrupt pins, a low power supply voltage or comparator input change may cause their respective interrupt flag to be set high and consequently generate an interrupt. Care must therefore be taken if spurious wake-up situations are to be avoided. If an interrupt wake-up function is to be disabled then the corresponding interrupt request flag should be set high before the device enters the SLEEP or IDLE Mode. The interrupt enable bits have no effect on the interrupt wake-up function.

Programming Considerations

By disabling the relevant interrupt enable bits, a requested interrupt can be prevented from being serviced, however, once an interrupt request flag is set, it will remain in this condition in the interrupt register until the corresponding interrupt is serviced or until the request flag is cleared by the application program.

Where a certain interrupt is contained within a Multi-function interrupt, then when the interrupt service routine is executed, as only the Multi-function interrupt request flags, MFnF, will be automatically cleared, the individual request flag for the function needs to be cleared by the application program.

It is recommended that programs do not use the "CALL" instruction within the interrupt service subroutine. Interrupts often occur in an unpredictable manner or need to be serviced immediately. If only one stack is left and the interrupt is not well controlled, the original control sequence will be damaged once a CALL subroutine is executed in the interrupt subroutine.

Every interrupt has the capability of waking up the microcontroller when it is in SLEEP or IDLE Mode, the wake up being generated when the interrupt request flag changes from low to high. If it is required to prevent a certain interrupt from waking up the microcontroller then its respective request flag should be first set high before enter SLEEP or IDLE Mode.

As only the Program Counter is pushed onto the stack, then when the interrupt is serviced, if the contents of the accumulator, status register or other registers are altered by the interrupt service program, their contents should be saved to the memory at the beginning of the interrupt service routine. To return from an interrupt subroutine, either a RET or RETI instruction may be executed. The RETI instruction in addition to executing a return to the main program also automatically sets the EMI bit high to allow further interrupts. The RET instruction however only executes a return to the main program leaving the EMI bit in its present zero state and therefore disabling the execution of further interrupts.



Low Voltage Detector – LVD

Each device has a Low Voltage Detector function, also known as LVD. This enabled the device to monitor the power supply voltage, V_{DD} , and provide a warning signal should it fall below a certain level. This function may be especially useful in battery applications where the supply voltage will gradually reduce as the battery ages, as it allows an early warning battery low signal to be generated. The Low Voltage Detector also has the capability of generating an interrupt signal.

LVD Register

The Low Voltage Detector function is controlled using a single register with the name LVDC. Three bits in this register, VLVD2~VLVD0, are used to select one of eight fixed voltages below which a low voltage conditionwill be determined. A low voltage condition is indicatedwhen the LVDO bit is set. If the LVDO bit is low, this indicates that the V_{DD} voltage is above the preset low voltage value. The LVDEN bit is used to control the overall on/off function of the low voltage detector. Setting the bit high will enable the low voltage detector. Clearing the bit to zero will switch off the internal low voltage detector circuits. As the low voltage detector will consume a certain amount of power, it may be desirable to switch off the circuit when not in use, an important consideration in power sensitive battery powered applications.


LVDC Register

Bit	7	6	5	4	3	2	1	0		
Name	—	_	LVDO	LVDEN	_	VLVD2	VLVD1	VLVD0		
R/W	—	_	R	R/W	_	R/W	R/W	R/W		
POR	—	—	0	0	_	0	0	0		
Bit 7~6	Unimple	Unimplemented, read as "0"								
Bit 5	0: No l	LVDO: LVD Output Flag 0: No Low Voltage Detect 1: Low Voltage Detect								
Bit 4	LVDEN: Low Voltage Detector Control 0: Disable 1: Enable									
Bit 3	Unimple	mented, rea	ad as "0"							
Bit 2~0	~0 VLVD2~VLVD0: Select LVD Voltage 000: 2.0V 001: 2.2V 010: 2.4V 011: 2.7V 100: 3.0V 101: 3.3V 110: 3.6V 111: 4.0V									



LVD Operation

The Low Voltage Detector function operates by comparing the power supply voltage, V_{DD} , with a pre-specified voltage level stored in the LVDC register. This has a range of between 2.0V and 4.0V. When the power supply voltage, V_{DD} , falls below this pre-determined value, the LVDO bit will be set high indicating a low power supply voltage condition. The Low Voltage Detector function is supplied by a reference voltagewhich will be automatically enabled. When the device is powered down the low voltage detector will remain active if the LVDEN bit is high. After enabling the Low Voltage Detector, a time delay t_{LVDS} should be allowed for the circuitry to stabilise before reading the LVDO bit. Note also that as the V_{DD} voltage may rise and fall rather slowly, at the voltage nears that of V_{LVD} , there may be multiple bit LVDO transitions.



The Low Voltage Detector also has its own interrupt which is contained within one of the Multifunction interrupts, providing an alternative means of low voltage detection, in addition to polling the LVDO bit. The interrupt will only be generated after a delay of t_{LVDS} after the LVDO bit has been set high by a low voltage condition. When the device is powered down the Low Voltage Detector will remain active if the LVDEN bit is high. In this case, the LVF interrupt request flag will be set, causing an interrupt to be generated if V_{DD} falls below the preset LVD voltage. This will cause the device to wake-up from the SLEEP or IDLE Mode, however if the Low Voltage Detector wake up function is not required then the LVF flag should be first set high before the device enters the SLEEP or IDLE Mode.

When LVD function is enabled, it is recommenced to clear LVD flag first, and then enables interrupt function to avoid mistake action.




LCD Driver

For large volume applications, which incorporate an LCD in their design, the use of a custom display rather than a more expensive character based display reduces costs significantly. However, the corresponding COM and SEG signals required, which vary in both amplitude and time, to drive such a custom display require many special considerations for proper LCD operation to occur. The device contains an LCD Driver function, which with their internal LCD signal generating circuitry and various options, will automatically generate these time and amplitude varying signals to provide a means of direct driving and easy interfacing to a range of custom LCDs.

This device includes a wide range of options to enable LCD displays of various types to be driven. The table shows the range of options available across the device range.

Driver No.	Bias	Duty	Bias Type
28×4	1/3	1/4	C or R




LCD Selections

LCD Display Memory

The device provides an area of embedded data memory for the LCD display. This area is located at 80H to 9BH in Bank 1 of the Data Memory. The bank pointer BP enables either the General Purpose Data Memory or LCD Memory to be chosen. When BP is set to "01H", any data written into location range 80H~9BH will affect the LCD display. When the BP is cleared to "00H", any data written into 80H~9BH will access the General Purpose Data Memory.

The LCD display memory can be read and written to only indirectly using MP1. When data is written into the display data area, it is automatically read by the LCD driver which then generates the corresponding LCD driving signals. To turn the display on or off, a "1" or a "0" is written to the corresponding bit of the display memory, respectively. The figure illustrates the mapping between the display memory and LCD pattern for the device.





Clock Source

The LCD clock source is the internal clock signal, f_{SUB} , divided by 8, using an internal divider circuit. The f_{SUB} internal clock is supplied by either the LIRC or LXT oscillator, the choice of which is determined by a configuration option. For proper LCD operation, this arrangement is provided to generate an ideal LCD clock source frequency of 4kHz.

f _{SUB} Clock Source	LCD Clock Frequency
LIRC	4kHz
LXT	4kHz

LCD Clock Source

LCD Registers

Control Registers in the Data Memory, are used to control the various setup features of the LCD Driver. There are five control registers for the LCD function, LCDC, LCD1, LCD2, LCD3 and LCD4.

Various bits in the LCDC register control functions such as bias type, bias current selection, overall LCD enable and disable. The LCDEN bit in the LCDC register, which provides the overall LCD enable/disable function, will only be effective when the device is in the Normal, Slow or Idle Mode. If the device is in the Sleep Mode then the display will always be disabled.

Bits LCDIS0 and LCDIS1 in the LCDC register are used to select the internal bias current to supply the LCD panel with the correct bias voltages. A choice to best match the LCD panel used in the application can be selected also to minimise bias current. The RCS bit in the same register is used to select whether R type or C type LCD drive bias.

Four registers, LCD1~LCD4, are used to determine if the output function of display pins SEG0~SEG27 are used as segment drivers or I/O functions, COM0~COM3 are used as common drivers or I/O functions.



LCDC Register

Bit	7	6	5	4	3	2	1	0
Name	LCDEN	RCS	_	—	—		LCDIS1	LCDIS0
R/W	R/W	R/W	_	—	_		R/W	R/W
POR	0	0	_	_	_		0	0

Bit 7 LCDEN: LCD Enable Control

0: Disable

1: Enable

In the Normal, Slow or Idle mode, the LCD on/off function can be controlled by this bit. In the Sleep mode, the LCD is always off.

Bit 6	RCS: LCD Bias Type Control 0: R type 1: C type
Bit 5~2	Unimplemented, read as "0"
Bit 1~0	LCDIS1~LCDIS0: LCD Bias Current Select 00: 25μA 01: 50μA 10: 100μA 11: 200μA

LCD1 Register

Bit	7	6	5	4	3	2	1	0
Name	LCDS7	LCDS6	LCDS5	LCDS4	LCDS3	LCDS2	LCDS1	LCDS0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 LCDS7~LCDS0: SEG7~SEG0 Output Control

0: Disable

1: Enable

LCD2 Register

Bit	7	6	5	4	3	2	1	0
Name	LCDS15	LCDS14	LCDS13	LCDS12	LCDS11	LCDS10	LCDS9	LCDS8
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 LCDS15~LCDS8: SEG15~SEG8 Output Control

0: Disable 1: Enable

LCD3 Register

Bit	7	6	5	4	3	2	1	0
Name	LCDS23	LCDS22	LCDS21	LCDS20	LCDS19	LCDS18	LCDS17	LCDS16
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 LCDS23~LCDS16: SEG23~SEG16 Output Control

1: Enable

^{0:} Disable



LCD4 Register

Bit	7	6	5	4	3	2	1	0
Name	COM3	COM2	COM1	COM0	LCDS27	LCDS26	LCDS25	LCDS24
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~4 COM3~COM0: COM3~COM0 Output Control

1: Enable

```
Bit 3~0 LCDS27~LCDS24: SEG27~SEG24 Output Control
```

0: Disable


1: Enable

LCD Driver Output

The output structure of the device LCD driver can be 28×4 . The LCD driver bias type has R and C type. The C/R type and number of COM and SEG is selected by software option. The LCD driver has a fixed 1/3 value.

LCD Waveform Timing Diagrams

The device generates 1/4 duty and 1 /3 bias LCD signals, as shown below.



Note: For R type / C type, $V_A = V_{DD}$, $V_B = V_{DD} \times 2/3$ and $V_C = V_{DD} \times 1/3$

LCD Driver Output – 1/4 Duty, 1/3 Bias

^{0:} Disable

Note: During HALT, LCD off (LCDEN=0), MCU enters HALT, RCS=1(C type), all COMs/SEGs' Level will be in a floating state.




Programming Considerations

Certain precautions must be taken when programming the LCD. One of these is to ensure that the LCD Memory is properly initialised after the microcontroller is powered on. Like the General Purpose Data Memory, the contents of the LCD Memory are in an unknown condition after poweron. As the contents of the LCD Memory will be mapped into the actual display, it is important to initialise this memory area into a known condition soon after applying power to obtain a proper display pattern.

Consideration must also be given to the capacitive load of the actual LCD used in the application. As the load presented to the microcontroller by LCD pixels can be generally modeled as mainly capacitive in nature, it is important that this is not excessive, a point that is particularly true in the case of the COM lines which may be connected to many LCD pixels. The accompanying diagram depicts the equivalent circuit of the LCD.

One additional consideration that must be taken into account is what happens when the microcontroller enters the Idle or Slow Mode. The LCDEN control bit in the LCDC register permits the display to be powered off to reduce power consumption. If this bit is zero, the driving signals to the display will cease, producing a blank display pattern but reducing any power consumption associated with the LCD.

After Power-on, note that as the LCDEN bit will be cleared to zero, the display function will be disabled.






Configuration Option

Configuration options refer to certain options within the MCU that are programmed into the device during the programming process. During the development process, these options are selected using the HT-IDE software development tools. As these options are programmed into the device using the hardware programming tools, once they are selected they cannot be changed later using the application program. All options must be defined for proper system function, the details of which are shown in the table.

No.	Options
Oscillator Options	
1	High Speed System Oscillator Selection – f _H : 1. HXT 2. HIRC
2	HIRC Frequency Selection: 1. 4.9152MHz 2. 9.8304MHz 3. 14.7456MHz
3	Low Speed System Oscillator Selection – f _{SUB} : 1. LXT 2. LIRC
Watchdog Timer Op	otions
4	WDT function: 1. Always enable 2. Controlled by WDT Control Register
5	WDT Clock Selection – fs: 1. f _{SUB} 2. f _{SYS} /4



Application Circuit





Instruction Set

Introduction

Central to the successful operation of any microcontroller is its instruction set, which is a set of program instruction codes that directs the microcontroller to perform certain operations. In the case of Holtek microcontroller, a comprehensive and flexible set of over 60 instructions is provided to enable programmers to implement their application with the minimum of programming overheads.

For easier understanding of the various instruction codes, they have been subdivided into several functional groupings.

Instruction Timing

Most instructions are implemented within one instruction cycle. The exceptions to this are branch, call, or table read instructions where two instruction cycles are required. One instruction cycle is equal to 4 system clock cycles, therefore in the case of an 8MHz system oscillator, most instructions would be implemented within 0.5µs and branch or call instructions would be implemented within 1µs. Although instructions which require one more cycle to implement are generally limited to the JMP, CALL, RET, RETI and table read instructions, it is important to realize that any other instructions which involve manipulation of the Program Counter Low register or PCL will also take one more cycle to implement. As instructions which change the contents of the PCL will imply a direct jump to that new address, one more cycle will be required. Examples of such instructions would be "CLR PCL" or "MOV PCL, A". For the case of skip instructions, it must be noted that if the result of the comparison involves a skip operation then this will also take one more cycle, if no skip is involved then only one cycle is required.

Moving and Transferring Data

The transfer of data within the microcontroller program is one of the most frequently used operations. Making use of three kinds of MOV instructions, data can be transferred from registers to the Accumulator and vice-versa as well as being able to move specific immediate data directly into the Accumulator. One of the most important data transfer applications is to receive data from the input ports and transfer data to the output ports.

Arithmetic Operations

The ability to perform certain arithmetic operations and data manipulation is a necessary feature of most microcontroller applications. Within the Holtek microcontroller instruction set are a range of add and subtract instruction mnemonics to enable the necessary arithmetic to be carried out. Care must be taken to ensure correct handling of carry and borrow data when results exceed 255 for addition and less than 0 for subtraction. The increment and decrement instructions INC, INCA, DEC and DECA provide a simple means of increasing or decreasing by a value of one of the values in the destination specified.



Logical and Rotate Operation

The standard logical operations such as AND, OR, XOR and CPL all have their own instruction within the Holtek microcontroller instruction set. As with the case of most instructions involving data manipulation, data must pass through the Accumulator which may involve additional programming steps. In all logical data operations, the zero flag may be set if the result of the operation is zero. Another form of logical data manipulation comes from the rotate instructions such as RR, RL, RRC and RLC which provide a simple means of rotating one bit right or left. Different rotate instructions exist depending on program requirements. Rotate instructions are useful for serial port programming applications where data can be rotated from an internal register into the Carry bit from where it can be examined and the necessary serial bit set high or low. Another applications which rotate data operations are used is to implement multiplication and division calculations.

Branches and Control Transfer

Program branching takes the form of either jumps to specified locations using the JMP instruction or to a subroutine using the CALL instruction. They differ in the sense that in the case of a subroutine call, the program must return to the instruction immediately when the subroutine has been carried out. This is done by placing a return instruction "RET" in the subroutine which will cause the program to jump back to the address right after the CALL instruction. In the case of a JMP instruction, the program simply jumps to the desired location. There is no requirement to jump back to the original jumping off point as in the case of the CALL instruction. One special and extremely useful set of branch instructions are the conditional branches. Here a decision is first made regarding the condition of a certain data memory or individual bits. Depending upon the conditions, the program will continue with the next instruction or skip over it and jump to the following instruction. These instructions are the key to decision making and branching within the program perhaps determined by the condition of certain input switches or by the condition of internal data bits.

Bit Operations

The ability to provide single bit operations on Data Memory is an extremely flexible feature of all Holtek microcontrollers. This feature is especially useful for output port bit programming where individual bits or port pins can be directly set high or low using either the "SET [m].i" or "CLR [m]. i" instructions respectively. The feature removes the need for programmers to first read the 8-bit output port, manipulate the input data to ensure that other bits are not changed and then output the port with the correct new data. This read-modify-write process is taken care of automatically when these bit operation instructions are used.

Table Read Operations

Data storage is normally implemented by using registers. However, when working with large amounts of fixed data, the volume involved often makes it inconvenient to store the fixed data in the Data Memory. To overcome this problem, Holtek microcontrollers allow an area of Program Memory to be setup as a table where data can be directly stored. A set of easy to use instructions provides the means by which this fixed data can be referenced and retrieved from the Program Memory.

Other Operations

In addition to the above functional instructions, a range of other instructions also exist such as the "HALT" instruction for Power-down operations and instructions to control the operation of the Watchdog Timer for reliable program operations under extreme electric or electromagnetic environments. For their relevant operations, refer to the functional related sections.



Instruction Set Summary

The following table depicts a summary of the instruction set categorised according to function and can be consulted as a basic instruction reference using the following listed conventions.

Table Conventions

- x: Bits immediate data
- m: Data Memory address
- A: Accumulator
- i: 0~7 number of bits
- addr: Program memory address

Mnemonic	Description	Cycles	Flag Affected
Arithmetic			
ADD A,[m]	Add Data Memory to ACC	1	Z, C, AC, OV
ADDM A,[m]	Add ACC to Data Memory	1 ^{Note}	Z, C, AC, OV
ADD A,x	Add immediate data to ACC	1	Z, C, AC, OV
ADC A,[m]	Add Data Memory to ACC with Carry	1	Z, C, AC, OV
ADCM A,[m]	Add ACC to Data memory with Carry	1 ^{Note}	Z, C, AC, OV
SUB A,x	Subtract immediate data from the ACC	1	Z, C, AC, OV
SUB A,[m]	Subtract Data Memory from ACC	1	Z, C, AC, OV
SUBM A,[m]	Subtract Data Memory from ACC with result in Data Memory	1 ^{Note}	Z, C, AC, OV
SBC A,[m]	Subtract Data Memory from ACC with Carry	1	Z, C, AC, OV
SBCM A,[m]	Subtract Data Memory from ACC with Carry, result in Data Memory	1 ^{Note}	Z, C, AC, OV
DAA [m]	Decimal adjust ACC for Addition with result in Data Memory	1 ^{Note}	С
Logic Operation			
AND A,[m]	Logical AND Data Memory to ACC	1	Z
OR A,[m]	Logical OR Data Memory to ACC	1	Z
XOR A,[m]	Logical XOR Data Memory to ACC	1	Z
ANDM A,[m]	Logical AND ACC to Data Memory	1 ^{Note}	Z
ORM A,[m]	Logical OR ACC to Data Memory	1 ^{Note}	Z
XORM A,[m]	Logical XOR ACC to Data Memory	1 ^{Note}	Z
AND A,x	Logical AND immediate Data to ACC	1	Z
OR A,x	Logical OR immediate Data to ACC	1	Z
XOR A,x	Logical XOR immediate Data to ACC	1	Z
CPL [m]	Complement Data Memory	1 ^{Note}	Z
CPLA [m]	Complement Data Memory with result in ACC	1	Z
Increment & Dec	rement		
INCA [m]	Increment Data Memory with result in ACC	1	Z
INC [m]	Increment Data Memory	1 ^{Note}	Z
DECA [m]	Decrement Data Memory with result in ACC	1	Z
DEC [m]	Decrement Data Memory	1 ^{Note}	Z
Rotate	·		
RRA [m]	Rotate Data Memory right with result in ACC	1	None
RR [m]	Rotate Data Memory right	1 ^{Note}	None
RRCA [m]	Rotate Data Memory right through Carry with result in ACC	1	С
RRC [m]	Rotate Data Memory right through Carry	1 ^{Note}	С
RLA [m]	Rotate Data Memory left with result in ACC	1	None
RL [m]	Rotate Data Memory left	1 ^{Note}	None
RLCA [m]	Rotate Data Memory left through Carry with result in ACC	1	С
RLC [m]	Rotate Data Memory left through Carry	1 ^{Note}	С



Mnemonic	Description	Cycles	Flag Affected
Data Move			
MOV A,[m]	Move Data Memory to ACC	1	None
MOV [m],A	Move ACC to Data Memory	1 ^{Note}	None
MOV A,x	Move immediate data to ACC	1	None
Bit Operation			
CLR [m].i	Clear bit of Data Memory	1 ^{Note}	None
SET [m].i	Set bit of Data Memory	1 ^{Note}	None
Branch		·	
JMP addr	Jump unconditionally	2	None
SZ [m]	Skip if Data Memory is zero	1 ^{Note}	None
SZA [m]	Skip if Data Memory is zero with data movement to ACC	1 ^{Note}	None
SZ [m].i	Skip if bit i of Data Memory is zero	1 ^{Note}	None
SNZ [m].i	Skip if bit i of Data Memory is not zero	1 ^{Note}	None
SIZ [m]	Skip if increment Data Memory is zero	1 ^{Note}	None
SDZ [m]	Skip if decrement Data Memory is zero	1 ^{Note}	None
SIZA [m]	Skip if increment Data Memory is zero with result in ACC	1 ^{Note}	None
SDZA [m]	Skip if decrement Data Memory is zero with result in ACC	1 ^{Note}	None
CALL addr	Subroutine call	2	None
RET	Return from subroutine	2	None
RET A,x	Return from subroutine and load immediate data to ACC	2	None
RETI	Return from interrupt	2	None
Table Read			
TABRD [m]	Read table (specific page) to TBLH and Data Memory	2 ^{Note}	None
TABRDC [m]	Read table (current page) to TBLH and Data Memory	2 ^{Note}	None
TABRDL [m]	Read table (last page) to TBLH and Data Memory	2 ^{Note}	None
Miscellaneous			-
NOP	No operation	1	None
CLR [m]	Clear Data Memory	1 ^{Note}	None
SET [m]	Set Data Memory	1 ^{Note}	None
CLR WDT	Clear Watchdog Timer	1	TO, PDF
CLR WDT1	Pre-clear Watchdog Timer	1	TO, PDF
CLR WDT2	Pre-clear Watchdog Timer	1	TO, PDF
SWAP [m]	Swap nibbles of Data Memory	1 ^{Note}	None
SWAPA [m]	Swap nibbles of Data Memory with result in ACC	1	None
HALT	Enter power down mode	1	TO, PDF

Note: 1. For skip instructions, if the result of the comparison involves a skip then two cycles are required, if no skip takes place only one cycle is required.

2. Any instruction which changes the contents of the PCL will also require 2 cycles for execution.

3. For the "CLR WDT1" and "CLR WDT2" instructions the TO and PDF flags may be affected by the execution status. The TO and PDF flags are cleared after both "CLR WDT1" and "CLR WDT2" instructions are consecutively executed. Otherwise the TO and PDF flags remain unchanged.



Instruction Definition

ADC A,[m] Description	Add Data Memory to ACC with Carry The contents of the specified Data Memory, Accumulator and the carry flag are added. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC + [m] + C$
Affected flag(s)	OV, Z, AC, C
ADCM A,[m]	Add ACC to Data Memory with Carry
Description	The contents of the specified Data Memory, Accumulator and the carry flag are added. The result is stored in the specified Data Memory.
Operation	$[m] \leftarrow ACC + [m] + C$
Affected flag(s)	OV, Z, AC, C
ADD A,[m]	Add Data Memory to ACC
Description	The contents of the specified Data Memory and the Accumulator are added. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC + [m]$
Affected flag(s)	OV, Z, AC, C
ADD A,x	Add immediate data to ACC
Description	The contents of the Accumulator and the specified immediate data are added. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC + x$
Affected flag(s)	OV, Z, AC, C
ADDM A,[m]	Add ACC to Data Memory
Description	The contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory.
Description Operation	The result is stored in the specified Data Memory. $[m] \leftarrow ACC + [m]$
Description	The result is stored in the specified Data Memory.
Description Operation	The result is stored in the specified Data Memory. $[m] \leftarrow ACC + [m]$
Description Operation Affected flag(s)	The result is stored in the specified Data Memory. $[m] \leftarrow ACC + [m]$ OV, Z, AC, C
Description Operation Affected flag(s) AND A,[m] Description Operation	 The result is stored in the specified Data Memory. [m] ← ACC + [m] OV, Z, AC, C Logical AND Data Memory to ACC Data in the Accumulator and the specified Data Memory perform a bitwise logical AND
Description Operation Affected flag(s) AND A,[m] Description	The result is stored in the specified Data Memory. [m] ← ACC + [m] OV, Z, AC, C Logical AND Data Memory to ACC Data in the Accumulator and the specified Data Memory perform a bitwise logical AND operation. The result is stored in the Accumulator.
Description Operation Affected flag(s) AND A,[m] Description Operation Affected flag(s)	The result is stored in the specified Data Memory. $[m] \leftarrow ACC + [m]$ OV, Z, AC, C Logical AND Data Memory to ACC Data in the Accumulator and the specified Data Memory perform a bitwise logical AND operation. The result is stored in the Accumulator. $ACC \leftarrow ACC "AND" [m]$ Z
Description Operation Affected flag(s) AND A,[m] Description Operation	The result is stored in the specified Data Memory. $[m] \leftarrow ACC + [m]$ OV, Z, AC, C Logical AND Data Memory to ACC Data in the Accumulator and the specified Data Memory perform a bitwise logical AND operation. The result is stored in the Accumulator. $ACC \leftarrow ACC "AND" [m]$
Description Operation Affected flag(s) AND A,[m] Description Operation Affected flag(s) AND A,x	The result is stored in the specified Data Memory. [m] ← ACC + [m] OV, Z, AC, C Logical AND Data Memory to ACC Data in the Accumulator and the specified Data Memory perform a bitwise logical AND operation. The result is stored in the Accumulator. ACC ← ACC "AND" [m] Z Logical AND immediate data to ACC Data in the Accumulator and the specified immediate data perform a bit wise logical AND
Description Operation Affected flag(s) AND A,[m] Description Operation Affected flag(s) AND A,x Description	The result is stored in the specified Data Memory. $[m] \leftarrow ACC + [m]$ OV, Z, AC, C Logical AND Data Memory to ACC Data in the Accumulator and the specified Data Memory perform a bitwise logical AND operation. The result is stored in the Accumulator. $ACC \leftarrow ACC "AND" [m]$ Z Logical AND immediate data to ACC Data in the Accumulator and the specified immediate data perform a bit wise logical AND operation. The result is stored in the Accumulator.
Description Operation Affected flag(s) AND A,[m] Description Operation Affected flag(s) AND A,x Description Operation	The result is stored in the specified Data Memory. $[m] \leftarrow ACC + [m]$ OV, Z, AC, C Logical AND Data Memory to ACC Data in the Accumulator and the specified Data Memory perform a bitwise logical AND operation. The result is stored in the Accumulator. $ACC \leftarrow ACC "AND" [m]$ Z Logical AND immediate data to ACC Data in the Accumulator and the specified immediate data perform a bit wise logical AND operation. The result is stored in the Accumulator. $ACC \leftarrow ACC "AND" x$
Description Operation Affected flag(s) AND A,[m] Description Operation Affected flag(s) AND A,x Description Operation Affected flag(s)	The result is stored in the specified Data Memory. $[m] \leftarrow ACC + [m]$ OV, Z, AC, C Logical AND Data Memory to ACC Data in the Accumulator and the specified Data Memory perform a bitwise logical AND operation. The result is stored in the Accumulator. $ACC \leftarrow ACC "AND" [m]$ Z Logical AND immediate data to ACC Data in the Accumulator and the specified immediate data perform a bit wise logical AND operation. The result is stored in the Accumulator. $ACC \leftarrow ACC "AND" [m]$ Z Logical AND immediate data to ACC Data in the Accumulator and the specified immediate data perform a bit wise logical AND operation. The result is stored in the Accumulator. $ACC \leftarrow ACC "AND" x$ Z
Description Operation Affected flag(s) AND A,[m] Description Operation Affected flag(s) AND A,x Description Operation Affected flag(s) AND A,x Description Affected flag(s)	The result is stored in the specified Data Memory. $[m] \leftarrow ACC + [m]$ OV, Z, AC, C Logical AND Data Memory to ACC Data in the Accumulator and the specified Data Memory perform a bitwise logical AND operation. The result is stored in the Accumulator. $ACC \leftarrow ACC "AND" [m]$ Z Logical AND immediate data to ACC Data in the Accumulator and the specified immediate data perform a bit wise logical AND operation. The result is stored in the Accumulator. $ACC \leftarrow ACC "AND" [m]$ Z Logical AND immediate data to ACC Data in the Accumulator and the specified immediate data perform a bit wise logical AND operation. The result is stored in the Accumulator. $ACC \leftarrow ACC "AND" x$ Z Logical AND ACC to Data Memory Data in the specified Data Memory and the Accumulator perform a bitwise logical AND



CALL addr Description	Subroutine call Unconditionally calls a subroutine at the specified address. The Program Counter then increments by 1 to obtain the address of the next instruction which is then pushed onto the stack. The specified address is then loaded and the program continues execution from this new address. As this instruction requires an additional operation, it is a two cycle instruction.
Operation	Stack ← Program Counter + 1 Program Counter ← addr
Affected flag(s)	None
CLR [m]	Clear Data Memory
Description Operation	Each bit of the specified Data Memory is cleared to 0. [m] ← 00H
Affected flag(s)	None
CLR [m].i	Clear bit of Data Memory
Description	Bit i of the specified Data Memory is cleared to 0.
Operation Affected flag(s)	[m].i ← 0 None
Affected hag(s)	None
CLR WDT	Clear Watchdog Timer
Description	The TO, PDF flags and the WDT are all cleared.
Operation	WDT cleared $TO \leftarrow 0$ $PDF \leftarrow 0$
Affected flag(s)	TO, PDF
	Den alaan Weter daar Timaa
CLR WDT1	Pre-clear Watchdog Timer
Description	The TO, PDF flags and the WDT are all cleared. Note that this instruction works in conjunction with CLR WDT2 and must be executed alternately with CLR WDT2 to have effect. Repetitively executing this instruction without alternately executing CLR WDT2 will have no effect.
	The TO, PDF flags and the WDT are all cleared. Note that this instruction works in conjunction with CLR WDT2 and must be executed alternately with CLR WDT2 to have effect. Repetitively executing this instruction without alternately executing CLR WDT2 will
Description	The TO, PDF flags and the WDT are all cleared. Note that this instruction works in conjunction with CLR WDT2 and must be executed alternately with CLR WDT2 to have effect. Repetitively executing this instruction without alternately executing CLR WDT2 will have no effect. WDT cleared $TO \leftarrow 0$
Description Operation Affected flag(s)	The TO, PDF flags and the WDT are all cleared. Note that this instruction works in conjunction with CLR WDT2 and must be executed alternately with CLR WDT2 to have effect. Repetitively executing this instruction without alternately executing CLR WDT2 will have no effect. WDT cleared $TO \leftarrow 0$ PDF $\leftarrow 0$ TO, PDF
Description	The TO, PDF flags and the WDT are all cleared. Note that this instruction works in conjunction with CLR WDT2 and must be executed alternately with CLR WDT2 to have effect. Repetitively executing this instruction without alternately executing CLR WDT2 will have no effect. WDT cleared TO $\leftarrow 0$ PDF $\leftarrow 0$
Description Operation Affected flag(s) CLR WDT2	The TO, PDF flags and the WDT are all cleared. Note that this instruction works in conjunction with CLR WDT2 and must be executed alternately with CLR WDT2 to have effect. Repetitively executing this instruction without alternately executing CLR WDT2 will have no effect. WDT cleared $TO \leftarrow 0$ PDF $\leftarrow 0$ TO, PDF Pre-clear Watchdog Timer The TO, PDF flags and the WDT are all cleared. Note that this instruction works in conjunction with CLR WDT1 and must be executed alternately with CLR WDT1 to have effect. Repetitively executing this instruction without alternately executing CLR WDT1 will have no
Description Operation Affected flag(s) CLR WDT2 Description	The TO, PDF flags and the WDT are all cleared. Note that this instruction works in conjunction with CLR WDT2 and must be executed alternately with CLR WDT2 to have effect. Repetitively executing this instruction without alternately executing CLR WDT2 will have no effect. WDT cleared $TO \leftarrow 0$ PDF $\leftarrow 0$ TO, PDF Pre-clear Watchdog Timer The TO, PDF flags and the WDT are all cleared. Note that this instruction works in conjunction with CLR WDT1 and must be executed alternately with CLR WDT1 to have effect. Repetitively executing this instruction without alternately executing CLR WDT1 will have no effect. WDT cleared $TO \leftarrow 0$
Description Operation Affected flag(s) CLR WDT2 Description Operation Affected flag(s)	The TO, PDF flags and the WDT are all cleared. Note that this instruction works in conjunction with CLR WDT2 and must be executed alternately with CLR WDT2 to have effect. Repetitively executing this instruction without alternately executing CLR WDT2 will have no effect. WDT cleared $TO \leftarrow 0$ PDF $\leftarrow 0$ TO, PDF Pre-clear Watchdog Timer The TO, PDF flags and the WDT are all cleared. Note that this instruction works in conjunction with CLR WDT1 and must be executed alternately with CLR WDT1 to have effect. Repetitively executing this instruction without alternately executing CLR WDT1 will have no effect. WDT cleared $TO \leftarrow 0$ PDF $\leftarrow 0$ TO, PDF
Description Operation Affected flag(s) CLR WDT2 Description Operation	The TO, PDF flags and the WDT are all cleared. Note that this instruction works in conjunction with CLR WDT2 and must be executed alternately with CLR WDT2 to have effect. Repetitively executing this instruction without alternately executing CLR WDT2 will have no effect. WDT cleared $TO \leftarrow 0$ PDF $\leftarrow 0$ TO, PDF Pre-clear Watchdog Timer The TO, PDF flags and the WDT are all cleared. Note that this instruction works in conjunction with CLR WDT1 and must be executed alternately with CLR WDT1 to have effect. Repetitively executing this instruction without alternately executing CLR WDT1 will have no effect. WDT cleared $TO \leftarrow 0$ PDF $\leftarrow 0$
Description Operation Affected flag(s) CLR WDT2 Description Operation Affected flag(s) CPL [m]	The TO, PDF flags and the WDT are all cleared. Note that this instruction works in conjunction with CLR WDT2 and must be executed alternately with CLR WDT2 to have effect. Repetitively executing this instruction without alternately executing CLR WDT2 will have no effect. WDT cleared $TO \leftarrow 0$ PDF $\leftarrow 0$ TO, PDF Pre-clear Watchdog Timer The TO, PDF flags and the WDT are all cleared. Note that this instruction works in conjunction with CLR WDT1 and must be executed alternately with CLR WDT1 to have effect. Repetitively executing this instruction without alternately executing CLR WDT1 will have no effect. WDT cleared $TO \leftarrow 0$ PDF $\leftarrow 0$ TO, PDF Complement Data Memory Each bit of the specified Data Memory is logically complemented (1's complement). Bits which
Description Operation Affected flag(s) CLR WDT2 Description Operation Affected flag(s) CPL [m] Description	The TO, PDF flags and the WDT are all cleared. Note that this instruction works in conjunction with CLR WDT2 and must be executed alternately with CLR WDT2 to have effect. Repetitively executing this instruction without alternately executing CLR WDT2 will have no effect. WDT cleared $TO \leftarrow 0$ PDF $\leftarrow 0$ TO, PDF Pre-clear Watchdog Timer The TO, PDF flags and the WDT are all cleared. Note that this instruction works in conjunction with CLR WDT1 and must be executed alternately with CLR WDT1 to have effect. Repetitively executing this instruction without alternately executing CLR WDT1 will have no effect. WDT cleared $TO \leftarrow 0$ PDF $\leftarrow 0$ TO, PDF Complement Data Memory Each bit of the specified Data Memory is logically complemented (1's complement). Bits which previously contained a 1 are changed to 0 and vice versa.



CPLA [m]	Complement Data Memory with result in ACC
Description	Each bit of the specified Data Memory is logically complemented (1's complement). Bits which
	previously contained a 1 are changed to 0 and vice versa. The complemented result is stored in the Accumulator and the contents of the Data Memory remain unchanged.
Operation	ACC $\leftarrow [m]$
Affected flag(s)	Z
DAA [m]	Decimal-Adjust ACC for addition with result in Data Memory
Description	Convert the contents of the Accumulator value to a BCD (Binary Coded Decimal) value resulting from the previous addition of two BCD variables. If the low nibble is greater than 9 or if AC flag is set, then a value of 6 will be added to the low nibble. Otherwise the low nibble remains unchanged. If the high nibble is greater than 9 or if the C flag is set, then a value of 6 will be added to the high nibble. Essentially, the decimal conversion is performed by adding 00H, 06H, 60H or 66H depending on the Accumulator and flag conditions. Only the C flag may be affected by this instruction which indicates that if the original BCD sum is greater than 100, it allows multiple precision decimal addition.
Operation	$[m] \leftarrow ACC + 00H \text{ or}$ $[m] \leftarrow ACC + 06H \text{ or}$ $[m] \leftarrow ACC + 60H \text{ or}$ $[m] \leftarrow ACC + 66H$
Affected flag(s)	$\begin{bmatrix} m \end{bmatrix} \leftarrow ACC + 6661 \\ C \end{bmatrix}$
Allociou hug(3)	
DEC [m]	Decrement Data Memory
Description	Data in the specified Data Memory is decremented by 1.
Operation	$[m] \leftarrow [m] - 1$
Affected flag(s)	Z
DECA[m]	Decrement Data Memory with result in ACC
Description	Data in the specified Data Memory is decremented by 1. The result is stored in the Accumulator. The contents of the Data Memory remain unchanged.
Operation	$ACC \leftarrow [m] - 1$
Affected flag(s)	Z
HALT	Enter power down mode
Description	This instruction stops the program execution and turns off the system clock. The contents of the Data Memory and registers are retained. The WDT and prescaler are cleared. The power down flag PDF is set and the WDT time-out flag TO is cleared.
Operation	$TO \leftarrow 0$ $PDF \leftarrow 1$
Affected flag(s)	TO, PDF
INC [m]	Increment Data Memory
Description	Data in the specified Data Memory is incremented by 1.
Operation	$[m] \leftarrow [m] + 1$
Affected flag(s)	Z
INCA [m]	Increment Data Memory with result in ACC
Description	Data in the specified Data Memory is incremented by 1. The result is stored in the Accumulator.
r	The contents of the Data Memory remain unchanged.
Operation	$ACC \leftarrow [m] + 1$
Affected flag(s)	Z



JMP addr	Jump unconditionally
Description	The contents of the Program Counter are replaced with the specified address. Program execution then continues from this new address. As this requires the insertion of a dummy instruction while the new address is loaded, it is a two cycle instruction.
Operation	Program Counter ← addr
Affected flag(s)	None
MOV A,[m]	Move Data Memory to ACC
Description	The contents of the specified Data Memory are copied to the Accumulator.
Operation	$ACC \leftarrow [m]$
Affected flag(s)	None
MOV A,x	Move immediate data to ACC
Description	The immediate data specified is loaded into the Accumulator.
Operation	$ACC \leftarrow x$
Affected flag(s)	None
MOV [m],A	Move ACC to Data Memory
Description	The contents of the Accumulator are copied to the specified Data Memory.
Operation	$[m] \leftarrow ACC$
Affected flag(s)	None
NOP	No operation
Description	No operation is performed. Execution continues with the next instruction.
Operation	No operation
Affected flag(s)	None
OR A,[m]	Logical OR Data Memory to ACC
Description	Data in the Accumulator and the specified Data Memory perform a bitwise logical OR operation. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC "OR" [m]$
Affected flag(s)	Z
OR A,x	Logical OR immediate data to ACC
Description	Data in the Accumulator and the specified immediate data perform a bitwise logical OR operation. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC "OR" x$
Affected flag(s)	Z
ORM A,[m]	Logical OR ACC to Data Memory
Description	Data in the specified Data Memory and the Accumulator perform a bitwise logical OR operation. The result is stored in the Data Memory.
Operation	$[m] \leftarrow ACC "OR" [m]$
Affected flag(s)	Z
RET	Return from subroutine
Description	The Program Counter is restored from the stack. Program execution continues at the restored address.
Operation	Program Counter ← Stack
Affected flag(s)	None



RET A,x	Return from subroutine and load immediate data to ACC
Description	The Program Counter is restored from the stack and the Accumulator loaded with the specified
I I I	immediate data. Program execution continues at the restored address.
Operation	Program Counter \leftarrow Stack ACC \leftarrow x
Affected flag(s)	None
RETI	Return from interrupt
Description	The Program Counter is restored from the stack and the interrupts are re-enabled by setting the EMI bit. EMI is the master interrupt global enable bit. If an interrupt was pending when the RETI instruction is executed, the pending Interrupt routine will be processed before returning to the main program.
Operation	Program Counter \leftarrow Stack EMI $\leftarrow 1$
Affected flag(s)	None
RL [m]	Rotate Data Memory left
Description	The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0.
Operation	$[m].(i+1) \leftarrow [m].i; (i=0\sim6)$ $[m].0 \leftarrow [m].7$
Affected flag(s)	None
RLA [m]	Rotate Data Memory left with result in ACC
Description	The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0. The rotated result is stored in the Accumulator and the contents of the Data Memory remain unchanged.
Operation	$ACC.(i+1) \leftarrow [m].i; (i=0~6)$ $ACC.0 \leftarrow [m].7$
Affected flag(s)	None
RLC [m]	Rotate Data Memory left through Carry
Description	The contents of the specified Data Memory and the carry flag are rotated left by 1 bit. Bit 7 replaces the Carry bit and the original carry flag is rotated into bit 0.
Operation	$[m].(i+1) \leftarrow [m].i; (i=0\sim6)$ $[m].0 \leftarrow C$ $C \leftarrow [m].7$
Affected flag(s)	C
RLCA [m]	Rotate Data Memory left through Carry with result in ACC
Description	Data in the specified Data Memory and the carry flag are rotated left by 1 bit. Bit 7 replaces the Carry bit and the original carry flag is rotated into the bit 0. The rotated result is stored in the Accumulator and the contents of the Data Memory remain unchanged.
Operation	ACC.(i+1) \leftarrow [m].i; (i=0~6) ACC.0 \leftarrow C C \leftarrow [m].7
Affected flag(s)	C
RR [m]	Rotate Data Memory right
Description	The contents of the specified Data Memory are rotated right by 1 bit with bit 0 rotated into bit 7.
Operation	$[m].i \leftarrow [m].(i+1); (i=0\sim6)$ $[m].7 \leftarrow [m].0$
Affected flag(s)	None



RRA [m] Description	Rotate Data Memory right with result in ACC Data in the specified Data Memory and the carry flag are rotated right by 1 bit with bit 0 rotated into bit 7. The rotated result is stored in the Accumulator and the contents of the Data Memory remain unchanged.
Operation	$ACC.i \leftarrow [m].(i+1); (i=0~6)$ $ACC.7 \leftarrow [m].0$
Affected flag(s)	None
RRC [m] Description	Rotate Data Memory right through Carry The contents of the specified Data Memory and the carry flag are rotated right by 1 bit. Bit 0 replaces the Carry bit and the original carry flag is rotated into bit 7.
Operation	$[m].i \leftarrow [m].(i+1); (i=0-6)$ $[m].7 \leftarrow C$ $C \leftarrow [m].0$
Affected flag(s)	C
RRCA [m] Description	Rotate Data Memory right through Carry with result in ACC Data in the specified Data Memory and the carry flag are rotated right by 1 bit. Bit 0 replaces the Carry bit and the original carry flag is rotated into bit 7. The rotated result is stored in the Accumulator and the contents of the Data Memory remain unchanged.
Operation	ACC.i \leftarrow [m].(i+1); (i=0~6) ACC.7 \leftarrow C C \leftarrow [m].0
Affected flag(s)	C
SBC A,[m] Description Operation Affected flag(s)	Subtract Data Memory from ACC with Carry The contents of the specified Data Memory and the complement of the carry flag are subtracted from the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1. $ACC \leftarrow ACC - [m] - C$ OV, Z, AC, C
Description Operation	The contents of the specified Data Memory and the complement of the carry flag are subtracted from the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1. $ACC \leftarrow ACC - [m] - C$ OV, Z, AC, C Subtract Data Memory from ACC with Carry and result in Data Memory The contents of the specified Data Memory and the complement of the carry flag are subtracted from the Accumulator. The result is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
Description Operation Affected flag(s) SBCM A,[m]	The contents of the specified Data Memory and the complement of the carry flag are subtracted from the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1. $ACC \leftarrow ACC - [m] - C$ OV, Z, AC, C Subtract Data Memory from ACC with Carry and result in Data Memory The contents of the specified Data Memory and the complement of the carry flag are subtracted from the Accumulator. The result is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is
Description Operation Affected flag(s) SBCM A,[m] Description Operation	The contents of the specified Data Memory and the complement of the carry flag are subtracted from the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1. $ACC \leftarrow ACC - [m] - C$ OV, Z, AC, C Subtract Data Memory from ACC with Carry and result in Data Memory The contents of the specified Data Memory and the complement of the carry flag are subtracted from the Accumulator. The result is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1. $[m] \leftarrow ACC - [m] - C$ OV, Z, AC, C Skip if decrement Data Memory is 0 The contents of the specified Data Memory are first decremented by 1. If the result is 0 the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program
Description Operation Affected flag(s) SBCM A,[m] Description Operation Affected flag(s) SDZ [m]	The contents of the specified Data Memory and the complement of the carry flag are subtracted from the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1. $ACC \leftarrow ACC - [m] - C$ OV, Z, AC, C Subtract Data Memory from ACC with Carry and result in Data Memory The contents of the specified Data Memory and the complement of the carry flag are subtracted from the Accumulator. The result is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1. $[m] \leftarrow ACC - [m] - C$ OV, Z, AC, C Skip if decrement Data Memory is 0 The contents of the specified Data Memory are first decremented by 1. If the result is 0 the following instruction is skipped. As this requires the insertion of a dummy instruction while



SDZA [m] Description	Skip if decrement Data Memory is zero with result in ACC The contents of the specified Data Memory are first decremented by 1. If the result is 0, the following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0, the program proceeds with the following instruction.
Operation	$ACC \leftarrow [m] - 1$ Skip if $ACC=0$
Affected flag(s)	None
SET [m]	Set Data Memory
Description Operation	Each bit of the specified Data Memory is set to 1. [m] ← FFH
Affected flag(s)	None
SET [m].i	Set bit of Data Memory
Description Operation	Bit i of the specified Data Memory is set to 1. $[m]$.i $\leftarrow 1$
Affected flag(s)	None
SIZ [m]	Skip if increment Data Memory is 0
Description	The contents of the specified Data Memory are first incremented by 1. If the result is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds with the following instruction.
Operation	$[m] \leftarrow [m] + 1$ Skip if $[m]=0$
Affected flag(s)	None
SIZA [m]	Skip if increment Data Memory is zero with result in ACC
Description	The contents of the specified Data Memory are first incremented by 1. If the result is 0, the following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds with the following instruction.
Operation	$ACC \leftarrow [m] + 1$ Skip if $ACC=0$
Affected flag(s)	None
SNZ [m].i	Skip if bit i of Data Memory is not 0
Description	If bit i of the specified Data Memory is not 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is 0 the program proceeds with the following instruction.
Operation	Skip if $[m].i \neq 0$
Affected flag(s)	None
SUB A,[m]	Subtract Data Memory from ACC
Description	The specified Data Memory is subtracted from the contents of the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
Operation	$ACC \leftarrow ACC - [m]$
Affected flag(s)	OV, Z, AC, C



SUBM A,[m]	Subtract Data Memory from ACC with result in Data Memory
Description	The specified Data Memory is subtracted from the contents of the Accumulator. The result is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
Operation	$[m] \leftarrow ACC - [m]$
Affected flag(s)	OV, Z, AC, C
SUB A,x	Subtract immediate data from ACC
Description	The immediate data specified by the code is subtracted from the contents of the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
Operation	$ACC \leftarrow ACC - x$
Affected flag(s)	OV, Z, AC, C
SWAP [m]	Swap nibbles of Data Memory
Description	The low-order and high-order nibbles of the specified Data Memory are interchanged.
Operation	$[m].3 \sim [m].0 \leftrightarrow [m].7 \sim [m].4$
Affected flag(s)	None
SWAPA [m]	Swap nibbles of Data Memory with result in ACC
Description	The low-order and high-order nibbles of the specified Data Memory are interchanged. The result is stored in the Accumulator. The contents of the Data Memory remain unchanged.
Operation	$ACC.3 \sim ACC.0 \leftarrow [m].7 \sim [m].4$ $ACC.7 \sim ACC.4 \leftarrow [m].3 \sim [m].0$
Affected flag(s)	None
SZ [m]	Skip if Data Memory is 0
Description	If the contents of the specified Data Memory is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds with the following instruction.
Operation	Skip if [m]=0
Affected flag(s)	None
SZA [m]	Skip if Data Memory is 0 with data movement to ACC
Description	The contents of the specified Data Memory are copied to the Accumulator. If the value is zero, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds with the following instruction.
Operation	$ACC \leftarrow [m]$ Skip if $[m]=0$
Affected flag(s)	None
SZ [m].i	Skip if bit i of Data Memory is 0
Description	If bit i of the specified Data Memory is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0, the program proceeds with the following instruction.
Operation	Skip if [m].i=0
Affected flag(s)	None



TABRD [m] Description Operation Affected flag(s)	Read table (specific page) to TBLH and Data Memory The low byte of the program code addressed by the table pointer pair (TBHP and TBLP) is moved to the specified Data Memory and the high byte moved to TBLH [m] ← program code (low byte) TBLH ← program code (high byte) None
TABRDC [m]	Read table (current page) to TBLH and Data Memory
Description	The low byte of the program code (current page) addressed by the table pointer (TBLP) is moved to the specified Data Memory and the high byte moved to TBLH.
Operation	[m] ← program code (low byte) TBLH ← program code (high byte)
Affected flag(s)	None
TABRDL [m]	Read table (last page) to TBLH and Data Memory
Description	The low byte of the program code (last page) addressed by the table pointer (TBLP) is moved to the specified Data Memory and the high byte moved to TBLH.
Operation	[m] ← program code (low byte) TBLH ← program code (high byte)
Affected flag(s)	None
XOR A,[m]	Logical XOR Data Memory to ACC
Description	Data in the Accumulator and the specified Data Memory perform a bitwise logical XOR operation. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC "XOR" [m]$
Affected flag(s)	Z
XORM A,[m]	Logical XOR ACC to Data Memory
Description	Data in the specified Data Memory and the Accumulator perform a bitwise logical XOR operation. The result is stored in the Data Memory.
Operation	$[m] \leftarrow ACC "XOR" [m]$
Affected flag(s)	Z
XOR A,x	Logical XOR immediate data to ACC
Description	Data in the Accumulator and the specified immediate data perform a bitwise logical XOR operation. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC "XOR" x$
Affected flag(s)	Z



Package Information


Note that the package information provided here is for consultation purposes only. As this information may be updated at regular intervals users are reminded to consult the <u>Holtek website</u> for the latest version of the <u>Package/Carton Information</u>.

Additional supplementary information with regard to packaging is listed below. Click on the relevant section to be transferred to the relevant website page.

- Package Information (include Outline Dimensions, Product Tape and Reel Specifications)
- The Operation Instruction of Packing Materials
- Carton information



64-pin LQFP (7mm×7mm) Outline Dimensions



Symbol	Dimensions in inch		
Symbol	Min.	Nom.	Max.
A	_	0.354 BSC	—
В	_	0.276 BSC	—
С	_	0.354 BSC	_
D	_	0.276 BSC	—
E	_	0.016 BSC	—
F	0.005	0.007	0.009
G	0.053	0.055	0.057
Н	_	—	0.063
I	0.002	—	0.006
J	0.018	0.024	0.030
K	0.004	—	0.008
α	0°	—	7°

Symbol	Dimensions in mm		
Symbol	Min.	Nom.	Max.
A	_	9.00 BSC	—
В	—	7.00 BSC	—
С	_	9.00 BSC	—
D	_	7.00 BSC	—
E	_	0.40 BSC	—
F	0.13	0.18	0.23
G	1.35	1.4	1.45
Н	—	—	1.60
I	0.05	—	0.15
J	0.45	0.60	0.75
К	0.09	_	0.20
α	0°	_	7°



Copyright[©] 2016 by HOLTEK SEMICONDUCTOR INC.

The information appearing in this Data Sheet is believed to be accurate at the time of publication. However, Holtek assumes no responsibility arising from the use of the specifications described. The applications mentioned herein are used solely for the purpose of illustration and Holtek makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise. Holtek's products are not authorized for use as critical components in life support devices or systems. Holtek reserves the right to alter its products without prior notification. For the most up-to-date information, please visit our web site at http://www.holtek.com.tw.