

HT9200A/HT9200B DTMF Generators

Features

- Operating voltage: 2.5V~5.5V
- Serial mode for the HT9200A
- Serial/parallel mode for the HT9200B
- · Low standby current

- · Low total harmonic distortion
- 3.58MHz crystal or ceramic resonator
- HT9200A: 8-pin DIP/SOP package HT9200B: 14-pin SOP package

General Description


The HT9200A/B tone generators are designed for MCU interfaces. They can be instructed by a MCU to generate 16 dual tones and 8 single tones from the DTMF pin. The HT9200A provides a serial mode whereas the

HT9200B contains a selectable serial/parallel mode interface for various applications such as security systems, home automation, remote control through telephone lines, communication systems, etc.

Selection Table

Function Part No.	Operating Voltage	OSC Frequency	Interface	Package
HT9200A	2.5V~5.5V	3.58MHz	Serial	8DIP/SOP
HT9200B	2.5V~5.5V	3.58MHz	Serial/Parallel	14SOP


Block Diagram




Rev. 1.70 1 October 11, 2017




Pin Assignment





Pad Assignment



Pad Coordinates

Unit: µm

Pad No.	х	Υ	Pad No.	х	Υ
1	-553.30	430.40	8	553.30	-523.50
2	-553.30	-133.50	9	553.30	-190.30
3	-553.30	-328.50	10	553.30	4.70
4	-553.30	-523.50	11	553.30	340.30
5	-220.10	-523.50	12	374.90	523.50
6	-25.10	-523.50	13	-279.30	523.50
7	308.10	-523.50			

Chip size: $1460 \times 1470 \; (\mu m)^2$

Pin Description

Pin Name	I/O	Internal Connection	Description
CE	I	CMOS IN Pull-high	Chip enable, active low
X2	0		The system oscillator consists of an inverter, a bias resistor, and the required load
X1	I	Oscillator	capacitor on chip. The oscillator function can be implemented by Connect a standard 3.579545MHz crystal to the X1 and X2 terminals.
VSS	_	_	Negative power suppl, ground
NC	_	_	No connection
D0~D3	I	CMOS IN Pull-high or Floating	Data inputs for the parallel mode. When the IC is operating in the serial mode, the data input terminals (D0~D3) are included with a pull-high resistor. When the IC is operating in the parallel mode, these pins become floating.
S/P	I	CMOS IN	Operation mode selection input. S/P="H": Parallel mode S/P="L": Serial mode
CLK	ı	CMOS IN Pull-high or Floating	Data synchronous clock input for the serial mode. When the IC is operating in the parallel mode, the input terminal (CLK) is included with a pull-high resistor. When the IC is operating in the serial mode, this pin becomes floating.


Rev. 1.70 2 October 11, 2017

^{*} The IC substrate should be connected to VSS in the PCB layout artwork.



Pin Name	I/O	Internal Connection	Description
DATA	I	CMOS IN Pull-high or Floating	Data input terminal for the serial mode. When the IC is operating in the parallel mode, the input terminal (DATA) is included with a pull-high resistor. When the IC is operating in the serial mode, this pin becomes floating.
DTMF	0	CMOS OUT	Output terminal of the DTMF signal
VDD	_	_	Positive power supply, 2.5V~5.5V for normal operation

Approximate internal connection circuits



Absolute Maximum Ratings

Supply VoltageV _{SS} -0.3V to V _{SS} +6V	Storage Temperature50°C to 125°C
Input VoltageV _{SS} -0.3V to V _{DD} +0.3V	Operating Temperature20°C to 75°C

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.

Rev. 1.70 3 October 11, 2017



Electrical Characteristics

Ta=25°C

Comple al	Downworton		Test Conditions	Min			11!4		
Symbol	Parameter	V _{DD}	Conditions	Min.	Тур.	Max.	Unit		
V_{DD}	Operating Voltage	_	_	2.5	_	5.5	V		
	I _{DD} Operating Current		S/P=V _{DD} ,D0~D3=V _{SS} ,	_	240	2500			
IDD			CE=V _{SS} , No load	_	950	3000	μА		
V _{IL}	"Low" Input Voltage	_	_	VSS	_	0.2V _{DD}	V		
V _{IH}	"High" Input Voltage	_	_	0.8V _{DD}	_	V _{DD}	V		
	Otaza III. a Ozama a t	2.5V	S/P=V _{DD} , CE=V _{DD} ,	_	_	1			
I _{STB}	Standby Current	5.0V	no load	_	_	2	μА		
В			2.5V V =0V		\/ -0\/	120	180	270	
R_P	Pull-high Resistance	5.0V	V _{OL} =0V	45	68	100	kΩ		
t _{DE}	DTMF Output Delay Time (Parallel Mode)	5V	_	_	t _{UP} +6	t _{UP} +8	ms		
V_{TDC}	DTMF Output DC Level	2.5V~ 5.5V	DTMF Output	0.45V _{DD}	_	0.75V _{DD}	V		
I _{TOL}	DTMF Sink Current	2.5V	V _{DTMF} =0.5V	-0.1	_	_	mA		
V _{TAC}	DTMF Output AC Level	2.5V	Row group, $R_L=5k\Omega$	0.12	0.15	0.18	Vrms		
A _{CR}	Column Pre-emphasis	2.5V	Row group=0dB	1	2	3	dB		
R_L	DTMF Output Load	2.5V	$t_{HD} \le -23dB$	5	_	_	kΩ		
t _{HD}	Tone Signal Distortion	2.5V	$R_L=5k\Omega$	_	-30	-23	dB		
f _{CLK}	Clock Input Rate (Serial Mode)	_	_	_	100	500	kHz		
t _{UP}	Oscillator Starting Time (When CE is low)	5.0V	The time from $\overline{\text{CE}}$ falling edge to normal oscillator operation	_	_	10	ms		
fosc	System Frequency	_	Crystal=3.5795MHz	3.5759	3.5795	3.5831	MHz		



Functional Description

The HT9200A/B are DTMF generators for MCU interfaces. They are controlled by a MCU in the serial mode or the parallel mode (for the HT9200B only).

Serial mode (HT9200A/B)

The HT9200A/B employ a data input, a 5-bit code, and a synchronous clock to transmit a DTMF signal. Every digit of a phone number to be transmitted is selected by a series of inputs which consist of 5-bit data. Of the 5

bits, the D0(LSB) is the first received bit. The HT9200A/B will latch data on the falling edge of the clock (CLK pin). The relationship between the digital codes and the tone output frequency is shown in Table 1. As for the control timing diagram, refer to Figure 1.

When the system is operating in the serial mode a pull-high resistor is attached to D0~D3 (for parallel mode) on the input terminal.

Table 1: Digits vs. input data vs. tone output frequency (serial mode)

Digit	D4	D3	D2	D1	D0	Tone Output Frequency (Hz)
1	0	0	0	0	1	697+1209
2	0	0	0	1	0	697+1336
3	0	0	0	1	1	697+1477
4	0	0	1	0	0	770+1209
5	0	0	1	0	1	770+1336
6	0	0	1	1	0	770+1477
7	0	0	1	1	1	852+1209
8	0	1	0	0	0	852+1336
9	0	1	0	0	1	852+1477
0	0	1	0	1	0	941+1336
*	0	1	0	1	1	941+1209
#	0	1	1	0	0	941+1477
A	0	1	1	0	1	697+1633
В	0	1	1	1	0	770+1633
С	0	1	1	1	1	852+1633
D	0	0	0	0	0	941+1633
_	1	0	0	0	0	697
_	1	0	0	0	1	770
_	1	0	0	1	0	852
_	1	0	0	1	1	941
_	1	0	1	0	0	1209
_	1	0	1	0	1	1336
_	1	0	1	1	0	1477
_	1	0	1	1	1	1633
DTMF OFF	1	1	1	1	1	

Note: The codes not listed in Table 1 are not used D4 is MSB

Rev. 1.70 5 October 11, 2017



For the HT9200B, the \overline{S}/P pin has to be connected low for serial mode operation.

Parallel mode (HT9200B)

The HT9200B provides four data inputs D0~D3 to generate their corresponding DTMF signals. The \overline{S}/P has to be connected high to select the parallel operation mode. Then the input data codes should be determined. Finally, the \overline{CE} is connected low to transmit the DTMF signal from the DTMF pin.

The T_{DE} time (about 6ms) will be delayed from the \overline{CE} falling edge to the DTMF signal output.

The relationship between the digital codes and the tone output frequency is illustrated in Table 2. As for the control timing diagram, see Figure 2.

When the system is operating in the parallel mode, D0~D3 are all in the floating state. Thus, these data input pins should not float.





Table 2: Digits vs. input data vs. tone output frequency (parallel mode)

Digit	D3	D2	D1	D0	Tone Output Frequency (Hz)
1	0	0	0	1	697+1209
2	0	0	1	0	697+1336
3	0	0	1	1	697+1477
4	0	1	0	0	770+1209
5	0	1	0	1	770+1336
6	0	1	1	0	770+1477
7	0	1	1	1	852+1209
8	1	0	0	0	852+1336
9	1	0	0	1	852+1477
0	1	0	1	0	941+1336
*	1	0	1	1	941+1209
#	1	1	0	0	941+1477
Α	1	1	0	1	697+1633
В	1	1	1	0	770+1633
С	1	1	1	1	852+1633
D	0	0	0	0	941+1633

Rev. 1.70 6 October 11, 2017





Note: The data (D0~D3) should be ready before the CE becomes low.

Figure 2

Tone frequency

Output Free	%Error	
Specified	Actual	%Error
697	699	+0.29%
770	766	-0.52%
852	847	-0.59%
941	948	+0.74%
1209	1215	+0.50%
1336	1332	-0.30%
1477	1472	-0.34%
1633	1645	+0.74%


[%] Error does not contain the crystal frequency drift

Rev. 1.70 7 October 11, 2017




Application Circuits

Serial Mode



Serial/Parallel Mode



Rev. 1.70 8 October 11, 2017



Package Information

Note that the package information provided here is for consultation purposes only. As this information may be updated at regular intervals users are reminded to consult the <u>Holtek website</u> for the latest version of the <u>Package/Carton Information</u>.

Additional supplementary information with regard to packaging is listed below. Click on the relevant section to be transferred to the relevant website page.

- Further Package Information (include Outline Dimensions, Product Tape and Reel Specifications)
- Packing Meterials Information
- · Carton Information

Rev. 1.70 9 October 11, 2017



8-pin DIP (300mil) Outline Dimensions








Symbol	Dimensions in inch				
Зушьог	Min.	Nom.	Max.		
Α	0.355	_	0.375		
В	0.240	_	0.260		
С	0.125	_	0.135		
D	0.125	_	0.145		
E	0.016	_	0.020		
F	0.050	_	0.070		
G	_	0.100	_		
Н	0.295	_	0.315		
I	_	0.375	_		

Cumhal	Dimensions in mm				
Symbol	Min.	Nom.	Max.		
Α	9.02	_	9.53		
В	6.10	_	6.60		
С	3.18	_	3.43		
D	3.18	_	3.68		
E	0.41	_	0.51		
F	1.27	_	1.78		
G	_	2.54	_		
Н	7.49	_	8.00		
I	_	9.53	_		

Rev. 1.70 10 October 11, 2017



8-pin SOP (150mil) Outline Dimensions







• MS-012


Cumbal	Dimensions in inch				
Symbol	Min.	Nom.	Max.		
A	0.228	_	0.244		
В	0.150	_	0.157		
С	0.012	_	0.020		
C'	0.188	_	0.197		
D	_	_	0.069		
E	_	0.050			
F	0.004	_	0.010		
G	0.016	_	0.050		
Н	0.007	_	0.010		
α	0°	_	8°		


Symbol	Dimensions in mm			
	Min.	Nom.	Max.	
Α	5.79	_	6.20	
В	3.81	_	3.99	
С	0.30	_	0.51	
C'	4.78	_	5.00	
D	_	_	1.75	
E	_	1.27	_	
F	0.10	_	0.25	
G	0.41	_	1.27	
Н	0.18	_	0.25	
α	0°	_	8°	

Rev. 1.70 11 October 11, 2017



14-pin SOP (150mil) Outline Dimensions







Symbol	Dimensions in inch			
	Min.	Nom.	Max.	
Α	0.228	_	0.244	
В	0.150	_	0.157	
С	0.012	_	0.020	
C'	0.337	_	0.344	
D	_	_	0.069	
E	_	0.050	_	
F	0.004	_	0.010	
G	0.016	_	0.050	
Н	0.007	_	0.010	
α	0°	_	8°	

Symbol	Dimensions in mm			
	Min.	Nom.	Max.	
Α	5.79	_	6.20	
В	3.81	_	3.99	
С	0.30	_	0.51	
C'	8.56	_	8.74	
D	_	_	1.75	
E	_	1.27	_	
F	0.10	_	0.25	
G	0.41	_	1.27	
Н	0.18	_	0.25	
α	0°	_	8°	

Rev. 1.70 12 October 11, 2017



Copyright © 2017 by HOLTEK SEMICONDUCTOR INC.

The information appearing in this Data Sheet is believed to be accurate at the time of publication. However, Holtek assumes no responsibility arising from the use of the specifications described. The applications mentioned herein are used solely for the purpose of illustration and Holtek makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise. Holtek's products are not authorized for use as critical components in life support devices or systems. Holtek reserves the right to alter its products without prior notification. For the most up-to-date information, please visit our web site at http://www.holtek.com.tw.

Rev. 1.70 13 October 11, 2017