

## 60V Dual N+P Channel Power MOSFET


**Feature**

- ◇ High Speed Power Switching, Logic Level
- ◇ Enhanced Avalanche Ruggedness
- ◇ Lead Free, Halogen Free

	N-CH	P-CH	
$V_{DS}$	60	-60	V
$R_{DS(on),max}$	60	90	$\text{m}\Omega$
$I_D$ (Silicon Limited)	5	-4	A

**Application**

- ◇ Hard Switching and High Speed Circuit
- ◇ BLDC motor



Part Number	Package	Marking
HTS600C06	SO8	TS600C06

**Absolute Maximum Ratings at  $T_j=25^\circ\text{C}$  (unless otherwise specified)**

Parameter	Symbol	Conditions	N-CH	P-CH	Unit
Continuous Drain Current (Silicon Limited)	$I_D$	$T_C=25^\circ\text{C}$	5	-4	A
		$T_C=100^\circ\text{C}$	3.6	-2.8	
Drain to Source Voltage	$V_{DS}$	-	60	-60	V
Gate to Source Voltage	$V_{GS}$	-		$\pm 20$	V
Pulsed Drain Current	$I_{DM}$	-	20	-16	A
Power Dissipation	$P_D$	$T_C=25^\circ\text{C}$		2	W
Operating and Storage Temperature	$T_J, T_{stg}$	-		-55 to 150	°C

**Absolute Maximum Ratings**

Parameter	Symbol	Max	Unit
Thermal Resistance Junction-Ambient	$R_{\theta JA}$	62.5	°C/W
Thermal Resistance Junction-Case	$R_{\theta JC}$	25	°C/W

**N-Channel Electrical Characteristics at  $T_j=25^\circ\text{C}$  (unless otherwise specified)**
**Static Characteristics**

Parameter	Symbol	Conditions	Value			Unit
			min	typ	max	
Drain to Source Breakdown Voltage	$V_{(\text{BR})\text{DSS}}$	$V_{\text{GS}}=0\text{V}, I_D=250\mu\text{A}$	60	-	-	V
Gate Threshold Voltage	$V_{\text{GS}(\text{th})}$	$V_{\text{GS}}=V_{\text{DS}}, I_D=250\mu\text{A}$	1.0	1.7	3.0	
Zero Gate Voltage Drain Current	$I_{\text{DSS}}$	$V_{\text{GS}}=0\text{V}, V_{\text{DS}}=48\text{V}, T_j=25^\circ\text{C}$	-	-	1	$\mu\text{A}$
		$V_{\text{GS}}=0\text{V}, V_{\text{DS}}=40\text{V}, T_j=125^\circ\text{C}$	-	-	25	
Gate to Source Leakage Current	$I_{\text{GSS}}$	$V_{\text{GS}}=\pm 20\text{V}, V_{\text{DS}}=0\text{V}$	-	-	$\pm 100$	nA
Drain to Source on Resistance	$R_{\text{DS}(\text{on})}$	$V_{\text{GS}}=10\text{V}, I_D=5\text{A}$	-	50	60	$\text{m}\Omega$
		$V_{\text{GS}}=4.5\text{V}, I_D=4\text{A}$	-	60	85	
Transconductance	$g_{\text{fs}}$	$V_{\text{DS}}=5\text{V}, I_D=5\text{A}$	-	13	-	S

**Dynamic Characteristics**

Input Capacitance	$C_{\text{iss}}$	$V_{\text{GS}}=0\text{V}, V_{\text{DS}}=30\text{V}, f=1\text{MHz}$	-	633	-	pF
Output Capacitance	$C_{\text{oss}}$		-	67	-	
Reverse Transfer Capacitance	$C_{\text{rss}}$		-	44	-	
Total Gate Charge	$Q_g(10\text{V})$	$V_{\text{DD}}=30\text{V}, I_D=5\text{A}, V_{\text{GS}}=10\text{V}$	-	13.8	-	nC
Gate to Source Charge	$Q_{\text{gs}}$		-	2.8	-	
Gate to Drain (Miller) Charge	$Q_{\text{gd}}$		-	4.0	-	
Turn on Delay Time	$t_{\text{d}(\text{on})}$	$V_{\text{DD}}=30\text{V}, I_D=1\text{A}, V_{\text{GS}}=10\text{V}, R_G=6\Omega$	-	10.0	-	ns
Rise time	$t_r$		-	7.5	-	
Turn off Delay Time	$t_{\text{d}(\text{off})}$		-	15	-	
Fall Time	$t_f$		-	10	-	

**Reverse Diode Characteristics**

Diode Forward Voltage	$V_{\text{SD}}$	$V_{\text{GS}}=0\text{V}, I_F=5\text{A}$	-		1.3	V
-----------------------	-----------------	--	---	--	-----	---







**Fig 1. Typical Output Characteristics**

**Figure 2. On-Resistance vs. Gate-Source Voltage**

**Figure 3. On-Resistance vs. Drain Current and Gate Voltage**

**Figure 4. Normalized On-Resistance vs. Junction Temperature**

**Figure 5. Typical Transfer Characteristics**

**Figure 6. Typical Source-Drain Diode Forward Voltage**


Figure 7. Typical Gate-Charge vs. Gate-to-Source Voltage




Figure 8. Typical Capacitance vs. Drain-to-Source Voltage




Figure 9. Maximum Safe Operating Area




Figure 10. Single Pulse Maximum Power Dissipation





Figure 11. Normalized Maximum Transient Thermal Impedance, Junction-to-Ambient



**P-Channel Electrical Characteristics at  $T_j=25^\circ\text{C}$  (unless otherwise specified)**
**Static Characteristics**

Parameter	Symbol	Conditions	Value			Unit
			min	typ	max	
Drain to Source Breakdown Voltage	$V_{(\text{BR})\text{DSS}}$	$V_{\text{GS}}=0\text{V}, I_D=250\mu\text{A}$	-60	-	-	V
Gate Threshold Voltage	$V_{\text{GS}(\text{th})}$	$V_{\text{GS}}=V_{\text{DS}}, I_D=250\mu\text{A}$	-1.0	-1.7	-3.0	
Zero Gate Voltage Drain Current	$I_{\text{DSS}}$	$V_{\text{GS}}=0\text{V}, V_{\text{DS}}=-48\text{V}, T_j=25^\circ\text{C}$	-	-	-1	$\mu\text{A}$
		$V_{\text{GS}}=0\text{V}, V_{\text{DS}}=-40\text{V}, T_j=125^\circ\text{C}$	-	-	-25	
Gate to Source Leakage Current	$I_{\text{GSS}}$	$V_{\text{GS}}=\pm20\text{V}, V_{\text{DS}}=0\text{V}$	-	-	$\pm100$	nA
Drain to Source on Resistance	$R_{\text{DS}(\text{on})}$	$V_{\text{GS}}=-10\text{V}, I_D=-4\text{A}$	-	78	90	$\text{m}\Omega$
		$V_{\text{GS}}=-4.5\text{V}, I_D=-2.5\text{A}$	-	100	135	
Transconductance	$g_{\text{fs}}$	$V_{\text{DS}}=-5\text{V}, I_D=-4\text{A}$	-	9	-	S

**Dynamic Characteristics**

Input Capacitance	$C_{\text{iss}}$	$V_{\text{GS}}=0\text{V}, V_{\text{DS}}=-30\text{V}, f=1\text{MHz}$	-	963	-	pF
Output Capacitance	$C_{\text{oss}}$		-	76	-	
Reverse Transfer Capacitance	$C_{\text{rss}}$		-	61	-	
Total Gate Charge	$Q_g (10\text{V})$	$V_{\text{DD}}=-30\text{V}, I_D=-4\text{A}, V_{\text{GS}}=-10\text{V}$	-	16.2	-	nC
Gate to Source Charge	$Q_{\text{gs}}$		-	2.0	-	
Gate to Drain (Miller) Charge	$Q_{\text{gd}}$		-	3.5	-	
Turn on Delay Time	$t_{\text{d}(\text{on})}$		-	10	-	
Rise time	$t_r$	$V_{\text{DD}}=-30\text{V}, I_D=-1\text{A}, V_{\text{GS}}=-10\text{V}, R_G=6\Omega$	-	12	-	ns
Turn off Delay Time	$t_{\text{d}(\text{off})}$		-	20	-	
Fall Time	$t_f$		-	15	-	

**Reverse Diode Characteristics**

Diode Forward Voltage	$V_{\text{SD}}$	$V_{\text{GS}}=0\text{V}, I_F=-4\text{A}$	-		-1.3	V
-----------------------	-----------------	---	---	--	------	---







**Fig 1. Typical Output Characteristics**

**Figure 2. On-Resistance vs. Gate-Source Voltage**

**Figure 3. On-Resistance vs. Drain Current and Gate Voltage**

**Figure 4. Normalized On-Resistance vs. Junction Temperature**

**Figure 5. Typical Transfer Characteristics**

**Figure 6. Typical Source-Drain Diode Forward Voltage**


Figure 7. Typical Gate-Charge vs. Gate-to-Source Voltage




Figure 8. Typical Capacitance vs. Drain-to-Source Voltage




Figure 9. Maximum Safe Operating Area




Figure 10. Single Pulse Maximum Power Dissipation










Figure 11. Normalized Maximum Transient Thermal Impedance, Junction-to-Ambient





## Package Outline

SOIC-8, 8leads



Dimension in mm

Dimension	A	B	C	D	E	F	G	H	I	J	K
Min.	4.70	3.70	5.80	0.33		1.20	0.08	0.40	0.19	0.25	0°
Typ.					1.27						
Max.	5.10	4.10	6.20	0.51		1.62	0.28	0.83	0.26	0.50	8°