# onsemi

# MOSFET – Power, N-Channel, Ultrafet 100 V, 56 A, 25 mΩ


# HUF75639G3, HUF75639P3, HUF75639S3S, HUF75639S3

These N-Channel power MOSFETs are manufactured using the innovative Ultrafet process. This advanced process technology achieves the lowest possible on- resistance per silicon area, resulting in outstanding performance. This device is capable of withstanding high energy in the avalanche mode and the diode exhibits very low reverse recovery time and stored charge. It was designed for use in applications where power efficiency is important, such as switching regulators, switching converters, motor drivers, relay drivers, low-voltage bus switches, and power management in portable and battery- operated products.

Formerly developmental type TA75639.

#### Features

- 56 A, 100 V
- Simulation Models
  - Temperature Compensated PSPICE<sup>®</sup> and SABER<sup>™</sup> Electrical Models
  - Spice and Saber Thermal Impedance Models
  - <u>www.onsemi.com</u>
- Peak Current vs Pulse Width Curve
- UIS Rating Curve
- Related Literature
  - TB334, "Guidelines for Soldering Surface Mount Components to PC Boards"
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant




#### ORDERING INFORMATION


See detailed ordering and shipping information on page 2 of this data sheet.

#### **ORDERING INFORMATION**

PART NUMBER	PACKAGE	BRAND
HUF75639G3	TO-247	75639G
HUF75639P3	TO-220AB	75639P
HUF75639S3ST	TO-263AB	75639S
HUF75639S3	TO-262AA	75639S

#### PACKAGING







(TAB)

Description	Symbol	Ratings	Units
Drain to Source Voltage (Note 1)	V <sub>DSS</sub>	100 V	V
Drain to Gate Voltage ( $R_{GS}$ = 20 k $\Omega$ ) (Note 1)	V <sub>DGR</sub>	100 V	V
Gate to Source Voltage	V <sub>GS</sub>	±20 V	V
Drain Current Continuous (Figure 2) Pulsed Drain Current	I <sub>D</sub> I <sub>DM</sub>	56 Figure 4	А
Pulsed Avalanche Rating	E <sub>AS</sub>	Figures 6, 14, 15	
Power Dissipation Derate Above 25°C	P <sub>D</sub>	200 1.35	W W/°C
Operating and Storage Temperature	T <sub>J</sub> , T <sub>STG</sub>	–55 to 175°C	٥°
Maximum Temperature for Soldering Leads at 0.063in (1.6 mm) from Case for 10s Package Body for 10 s, See Techbrief 334	T <sub>L</sub> T <sub>pkg</sub>	300 260	°C

#### ABSOLUTE MAXIMUM RATINGS $T_C = 25^{\circ}C$ unless otherwise specified

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected. 1.  $TJ = 25^{\circ}C$  to  $150^{\circ}C$ .

SYMBOL	PARA	METER		TEST C	ONE	DITIONS		MIN	ТҮР	MAX	UNITS	
OFF STATE	SPECIFICATIONS											
BV <sub>DSS</sub>	Drain to Source Bre	akdown Voltag	е	$I_D = 250 \ \mu A, \ V_{GS} = 0 \ V \ (Figure \ 11)$			100	-	-	V		
I <sub>DSS</sub>	I <sub>DSS</sub> Zero Gate Voltage Drai		n Current V <sub>DS</sub> = 95 V, V <sub>GS</sub> = 0 V				-	-	1	μA		
				V <sub>DS</sub> = 90 V, V <sub>GS</sub> = 0 V, T <sub>C</sub> = 150°C			_	-	250	μA		
I <sub>GSS</sub>	Gate to Source Lea	kage Current		V <sub>GS</sub> = ±20 V			-	-	±100	nA		
ON STATE	SPECIFICATIONS											
V <sub>GS(TH)</sub>	Gate to Source Threshold Voltage			$V_{GS}$ = $V_{DS}$ , $I_D$ = 250 $\mu$ A (Figure 10)			2	-	4	V		
R <sub>DS(on)</sub>	Drain to Source On	Resistance		I <sub>D</sub> = 56 A, V <sub>GS</sub> = 10 V	V (Fi	gure 9)		-	21	25	mΩ	
THERMAL	SPECIFICATIONS											
$R_{\theta JC}$	Thermal Resistance	Junction to Ca	ase	(Figure 3)				-	-	0.74	°C/W	
$R_{\theta JA}$	Thermal Resistance	Junction to Ar	nbient TO-247			-	-	30	°C/W			
				TO-220, TO-263, TO-262				_	-	62	°C/W	
SWITCHING	G SPECIFICATIONS	(V <sub>GS</sub> = 10 V)										
t <sub>ON</sub>	Turn–On Time			$V_{DD}$ = 50 V, I <sub>D</sub> ≅ 56 A, R <sub>L</sub> = 0.89 Ω, V <sub>GS</sub> = 10 V, R <sub>GS</sub> = 5.1 Ω			-	-	110	ns		
t <sub>d(ON)</sub>	Turn-On Delay Tim	е					-	15	-	ns		
t <sub>r</sub>	Rise Time						-	60	-	ns		
td <sub>(OFF)</sub>	Turn-Off Delay Tim	e					-	20	-	ns		
t <sub>f</sub>	Fall Time						-	25	-	ns		
t <sub>OFF</sub>	Turn–Off Time						-	-	70	ns		
GATE CHA	RGE SPECIFICATIO	NS			<u> </u>				-	-	-	
Q <sub>g(TOT)</sub>	Total Gate Charge			$V_{GS}$ = 0 V to 20 V	$V_{DD}$ = 50 V, I <sub>D</sub> ≅ 56 A, R <sub>1</sub> = 0.89 Ω		-	110	130	nC		
Q <sub>g(10)</sub>	Gate Charge at 10	V		$V_{GS}$ = 0 V to 10 V		I <sub>g(REF)</sub> = 1.0 mA (Figure 13)		-	57	75	nC	
Q <sub>g(TH)</sub>	Threshold Gate Cha	arge		$V_{GS}$ = 0 V to 2 V	(F			Ι	3.7	4.5	nC	
Q <sub>gs</sub>	Gate to Source Gate	e Charge						-	9.8	-	nC	
$Q_gd$	Gate to Drain "Miller	r" Charge		<u> </u>		-	24	-	nC			
CAPACITA		NS		-								
C <sub>ISS</sub>	Input Capacitance			V <sub>DS</sub> = 25 V, V <sub>GS</sub> = 0 V, f = 1 MHz			-	2000	-	pF		
C <sub>OSS</sub>	Output Capacitance	)	f = 1 MHZ (Figure 12)				-	500	-	pF		
C <sub>RSS</sub>	Reverse Transfer Capacitance		- ,			-	65	-	pF			
SOURCE 1	TO DRAIN DIODE	SPECIFICAT	IONS									
	RAMETER	SYMBOL		ST CONDITIONS	MIN TY		2	MAX	IAX UNITS			
Source to D	rain Diode Voltage	V <sub>SD</sub>	I <sub>SD</sub> = 56	A		-	_		1.25		V	
Reverse Re	covery Time	t <sub>rr</sub>	I <sub>SD</sub> = 56	A, dI <sub>SD</sub> /dt = 100 A/µs	;	-	_		110		ns	
								1		1		

 $I_{SD} = 56 \text{ A}, \text{ d}I_{SD}/\text{d}t = 100 \text{ A}/\mu\text{s}$ 

\_

 $\mathsf{Q}_{\mathsf{R}\mathsf{R}}$ 

Reverse Recovered Charge


320

nC

\_


#### **TYPICAL PERFORMANCE CURVES** 1.2 60 POWER DISSIPATION MULTIPLIER € <sup>50</sup> 1.0 I<sub>D</sub>, DRAIN CURRENT 07 05 07 07 0.8 0.6 0.4 0.2 10 0 0 50 75 100 125 175 25 50 75 100 125 0 25 150 T<sub>C</sub>, CASE TEMPERATURE (°C) T<sub>C</sub>, CASE TEMPERATURE (°C)

# Figure 1. NORMALIZED POWER DISSIPATION vs **CASE TEMPERATURE**




150

175












#### TYPICAL PERFORMANCE CHARACTERISTICS (CONTINUED)


















Figure 6. UNCLAMPED INDUCTIVE SWITCHING CAPABILITY








Figure 10. NORMALIZED GATE THRESHOLD VOLTAGE vs JUNCTION TEMPERATURE

TYPICAL PERFORMANCE CHARACTERISTICS (CONTINUED)




Figure 13. GATE CHARGE WAVEFORMS FOR CONSTANT GATE CURRENT

Qg, GATE CHARGE (nC)

#### **TEST CIRCUITS AND WAVEFORMS**





Figure 14. UNCLAMPED ENERGY TEST CIRCUIT



#### Figure 16. GATE CHARGE TEST CIRCUIT




Figure 18. SWITCHING TIME TEST CIRCUIT





Figure 15. UNCLAMPED ENERGY WAVEFORMS








Figure 19. RESISTIVE SWITCHING WAVEFORMS

#### **PSPICE Electrical Model**


SUBCKT HUF75639 2 1 3 ; rev Oct. 98 CA 12 8 2.8e-9 CB 15 14 2.65e-9 CIN 6 8 1.9e-9 LDRAIN DPLCAP 5 DRAIN DBODY 7 5 DBODYMOD -02 DBREAK 5 11 DBREAKMOD 10 **DPLCAP 10 5 DPLCAPMOD** RLDRAIN RSLC1 DBREAK EBREAK 11 7 17 18 110 51 RSLC2 ≶ EDS 14 8 5 8 1 <u>5</u> 51 EGS 13 8 6 8 1 ESLC 11 ESG 6 10 6 8 1 EVTHRES 6 21 19 8 1 50 EVTEMP 20 6 18 22 1 17 **DBODY** RDRAIN <u>6</u> 8 EBREAK ESG IT 8 17 1 **EVTHRES** 16 21 19 8 LDRAIN 2 5 2e-9 MWEAK I GATE EVTEME LGATE 1 9 1e-9 GATE RGATE 18 LSOURCE 3 7 0.47e-9 1 0 22 9 AAA 20 MSTRO RLGATE 1 9 10 RLGATE **BI DRAIN 2 5 20** LSOURCE CIN SOURCE RLSOURCE 3 7 4.69 8 7 3 MMED 16 6 8 8 MMEDMOD RSOURCE АA RLSOURCE MSTRO 16688 MSTROMOD 9 MWEAK 16 21 8 8 MWEAKMOD S1A S2A RBREAK 12 FC 13 <u>14</u> 13 15 17 RBREAK 17 18 RBREAKMOD 1 18 8 RDRAIN 50 16 RDRAINMOD 1.3e-2 S1B o S2B RVTEMP RGATE 9 20 0.7 RSLC1 5 51 RSLCMOD 1e-6 13 СВ 19 CA IT RSLC2 5 50 1e3 ŧ 14 RSOURCE 8 7 RSOURCEMOD 4.5e-3 VBAT 5 **RVTHRES 22 8 RVTHRESMOD 1** EGS EDS 8 RVTEMP 18 19 RVTEMPMOD 1 8 22 S1A 6 12 13 8 S1AMOD RVTHRES S1B 13 12 13 8 S1BMOD S2A 6 15 14 13 S2AMOD S2B 13 15 14 13 S2BMOD VBAT 22 19 DC 1 ESLC 51 50 VALUE = {(V(5,51)/ABS(V (5,51)))\*(PWR(V(5,51)/(1e-6\*115),4))} .MODEL DBODYMOD D (IS = 1.4e-12 RS = 3.3e-3 XTI = 4.7 TRS1 = 2e-3 TRS2 = 0.1e-5 CJO = 3.3e-9 TT = 6.1e-8 M = 0.7) .MODEL DBREAKMOD D (RS = 3.5e- 1TRS1 = 1e- 3TRS2 = 1e-6) .MODEL DPLCAPMOD D (CJO = 2.2e- 9IS = 1e-3 0N = 10 M = 0.95 vj = 1.0) .MODEL MMEDMOD NMOS (VTO = 3.5 KP = 4.8 IS = 1e-30 N = 10 TOX = 1 L = 1u W = 1u Rg = 0.7) .MODEL MSTROMOD NMOS (VTO = 3.97 KP = 56.5 IS = 1e-30 N = 10 TOX = 1 L = 1u W = 1u) .MODEL MWEAKMOD NMOS (VTO =3.11 KP = 0.085 IS = 1e-33 N = 10 TOX = 1 L = 1u W = 1u RG = 7 RS = 0.1) .MODEL RBREAKMOD RES (TC1 = 0.8e- 3TC2 = 1e-6) .MODEL RDRAINMOD RES (TC1 = 1e-2 TC2 = 1.75e-5) .MODEL RSLCMOD RES (TC1 = 2.8e-3 TC2 = 14e-6) .MODEL RSOURCEMOD RES (TC1 = 0 TC2 = 0) .MODEL RVTHRESMOD RES (TC = -2.0e-3 TC2 = -1.75e-5) .MODEL RVTEMPMOD RES (TC1 = -2.75e- 3TC2 = 0.05e-9) .MODEL S1AMOD VSWITCH (RON = 1e-5 ROFF = 0.1 VON = -6.0 VOFF = -3.5) .MODEL S1BMOD VSWITCH (RON = 1e-5 ROFF = 0.1 VON = -3.5 VOFF = -6.0) .MODEL S2AMOD VSWITCH (RON = 1e-5 ROFF = 0.1 VON = -2.5 VOFF = 4.95) .MODEL S2AMOD VSWITCH (RON = 1e-5 ROFF = 0.1 VON = 4.95 VOFF = -2.5) .ENDS NOTE: For further discussion of the PSPICE model, consult A New PSPICE Sub-Circuit for the Power MOSFET Featuring Global

Temperature Options; IEEE Power Electronics Specialist Conference Records, 1991, written by William J. Hepp and C. Frank Wheatley.

# SABER Electrical Model

nom temp=25 deg c 100v Ultrafet

#### REV Oct. 98



# Spice Thermal Model

#### **REV APRIL 1998**

#### HUF75639

CTHERM1 TH 6 2.8e-3 CTHERM2 6 5 4.6e-3 CTHERM3 5 4 5.5e-3 CTHERM4 4 3 9.2e-3 CTHERM5 3 2 1.7e-2 CTHERM6 2 TL 4.3e-2

RTHERM1 TH 6 5.0e-4 RTHERM2 6 5 1.5e-3 RTHERM3 5 4 2.0e-2 RTHERM4 4 3 9.0e-2 RTHERM5 3 2 1.9e-1 RTHERM6 2 TL 2.9e-1


## Saber Thermal Model

Saber thermal model HUF75639 template thermal\_model th tl

thermal\_c th, tl { {ctherm.ctherm1 th 6 = 2.8e-3ctherm.ctherm2 6 5 = 4.6e-3ctherm.ctherm3 5 4 = 5.5e-3ctherm.ctherm4 4 3 = 9.2e-3ctherm.ctherm5 3 2 = 1.7e-2ctherm.ctherm6 2 tl = 4.3e-2rtherm.rtherm1 th 6 = 5.0e-4rtherm.rtherm2 6 5 = 1.5e-3rtherm.rtherm3 5 4 = 2.0e-2rtherm.rtherm4 4 3 = 9.0e-2rtherm.rtherm5 3 2 = 1.9e-1

rtherm.rtherm6 2 tl = 2.9e-1


}



PSPICE is a trademark of MicroSim Corporation.

Saber is a registered trademark of Sabremark Limited Partnership.









TO-247-3LD SHORT LEAD CASE 340CK **ISSUE A** 

DATE 31 JAN 2019




onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.









TIE BAR PROTRUSIONS. E. DIMENSION AND TOLERANCE AS PER ANSI Y14.5-1994. F. LOCATION OF PIN HOLE MAY VARY (LOWER LEFT CORNER,

- LOWER CENTER AND CENTER OF PACKAGE)
- G. MAXIMUM WIDTH FOR F102 DEVICE = 1.35 MAX.

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98AON13814G	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.					
DESCRIPTION:	I2PAK (TO-262 3 LD)		PAGE 1 OF 1				

onsemi and ONSEMi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent\_Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com

ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at <u>www.onsemi.com/support/sales</u>