

75A, 30V, 0.011 Ohm, N-Channel, Logic Level UltraFET Power MOSFETs



These N-Channel power MOSFETs are manufactured using the innovative UltraFET™ process. This advanced process technology

achieves the lowest possible on-resistance per silicon area, resulting in outstanding performance. This device is capable of withstanding high energy in the avalanche mode and the diode exhibits very low reverse recovery time and stored charge. It was designed for use in applications where power efficiency is important, such as switching regulators, switching converters, motor drivers, relay drivers, low-voltage bus switches, and power management in portable and battery-operated products.

Formerly developmental type TA76132.

Ordering Information


| PART NUMBER | PACKAGE | BRAND |
|-------------|----------|--------|
| HUF76132P3 | TO-220AB | 76132P |
| HUF76132S3S | TO-263AB | 76132S |

NOTE: When ordering, use the entire part number. Add the suffix T to obtain the TO-263AB variant in tape and reel, e.g., HUF76132S3ST.

Features


- Logic Level Gate Drive
- 75A, 30V
- Ultra Low On-Resistance, $r_{DS(ON)} = 0.011\Omega$
- Temperature Compensating PSPICE® Model
- Temperature Compensating SABER® Model
- Thermal Impedance SPICE Model
- Thermal Impedance SABER Model
- Peak Current vs Pulse Width Curve
- UIS Rating Curve
- Related Literature
 - TB334, "Guidelines for Soldering Surface Mount Components to PC Boards"

Symbol




Packaging

JEDEC TO-220AB



JEDEC TO-263AB



HUF76132P3, HUF76132S3S

Absolute Maximum Ratings $T_C = 25^\circ\text{C}$, Unless Otherwise Specified

| | | UNITS |
|--|----------------|-----------------------------|
| Drain to Source Voltage (Note 1) | V_{DSS} | 30 V |
| Drain to Gate Voltage ($R_{GS} = 20k\Omega$) (Note 1) | V_{DGR} | 30 V |
| Gate to Source Voltage | V_{GS} | ± 20 V |
| Drain Current | | |
| Continuous ($T_C = 25^\circ\text{C}$, $V_{GS} = 10\text{V}$) (Figure 2) | I_D | 75 A |
| Continuous ($T_C = 100^\circ\text{C}$, $V_{GS} = 5\text{V}$) | I_D | 44 A |
| Continuous ($T_C = 100^\circ\text{C}$, $V_{GS} = 4.5\text{V}$) (Figure 2) | I_D | 41 A |
| Pulsed Drain Current | I_{DM} | Figure 4 |
| Pulsed Avalanche Rating | E_{AS} | Figures 6, 17, 18 |
| Power Dissipation | P_D | 120 W |
| Derate Above 25°C | | 0.97 W/ $^\circ\text{C}$ |
| Operating and Storage Temperature | T_J, T_{STG} | -40 to 150 $^\circ\text{C}$ |
| Maximum Temperature for Soldering | | |
| Leads at 0.063in (1.6mm) from Case for 10s | T_L | 300 $^\circ\text{C}$ |
| Package Body for 10s, See Techbrief 334 | T_{pkg} | 260 $^\circ\text{C}$ |

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

1. $T_J = 25^\circ\text{C}$ to 150°C .

Electrical Specifications $T_A = 25^\circ\text{C}$, Unless Otherwise Specified

| PARAMETER | SYMBOL | TEST CONDITIONS | MIN | TYP | MAX | UNITS |
|---|-----------------|--|-----|--------|-----------|---------------------------|
| OFF STATE SPECIFICATIONS | | | | | | |
| Drain to Source Breakdown Voltage | BV_{DSS} | $I_D = 250\mu\text{A}$, $V_{GS} = 0\text{V}$ (Figure 12) | 30 | - | - | V |
| Zero Gate Voltage Drain Current | I_{DSS} | $V_{DS} = 25\text{V}$, $V_{GS} = 0\text{V}$ | - | - | 1 | μA |
| | | $V_{DS} = 25\text{V}$, $V_{GS} = 0\text{V}$, $T_C = 150^\circ\text{C}$ | - | - | 250 | μA |
| Gate to Source Leakage Current | I_{GSS} | $V_{GS} = \pm 20\text{V}$ | - | - | ± 100 | nA |
| ON STATE SPECIFICATIONS | | | | | | |
| Gate to Source Threshold Voltage | $V_{GS(TH)}$ | $V_{GS} = V_{DS}$, $I_D = 250\mu\text{A}$ (Figure 11) | 1 | - | 3 | V |
| Drain to Source On Resistance | $r_{DS(ON)}$ | $I_D = 75\text{A}$, $V_{GS} = 10\text{V}$ (Figure 9, 10) | - | 0.0085 | 0.011 | Ω |
| | | $I_D = 44\text{A}$, $V_{GS} = 5\text{V}$ (Figure 9) | - | 0.013 | 0.016 | Ω |
| | | $I_D = 41\text{A}$, $V_{GS} = 4.5\text{V}$ (Figure 9) | - | 0.015 | 0.018 | Ω |
| THERMAL SPECIFICATIONS | | | | | | |
| Thermal Resistance Junction to Case | $R_{\theta JC}$ | (Figure 3) | - | - | 1.03 | $^\circ\text{C}/\text{W}$ |
| Thermal Resistance Junction to Ambient | $R_{\theta JA}$ | TO-220, TO-262 and TO-263 | - | - | 62 | $^\circ\text{C}/\text{W}$ |
| SWITCHING SPECIFICATIONS ($V_{GS} = 4.5\text{V}$) | | | | | | |
| Turn-On Time | t_{ON} | $V_{DD} = 15\text{V}$, $I_D \cong 41\text{A}$, $R_L = 0.366\Omega$, $V_{GS} = 4.5\text{V}$, $R_{GS} = 6.2\Omega$ (Figures 15, 21, 22) | - | - | 185 | ns |
| Turn-On Delay Time | $t_{d(ON)}$ | | - | 17 | - | ns |
| Rise Time | t_r | | - | 105 | - | ns |
| Turn-Off Delay Time | $t_{d(OFF)}$ | | - | 33 | - | ns |
| Fall Time | t_f | | - | 42 | - | ns |
| Turn-Off Time | t_{OFF} | | - | - | 113 | ns |

HUF76132P3, HUF76132S3S

Electrical Specifications $T_A = 25^\circ\text{C}$, Unless Otherwise Specified (Continued)

| PARAMETER | SYMBOL | TEST CONDITIONS | MIN | TYP | MAX | UNITS | |
|---|--------------|--|--|------|-------|-------|----|
| SWITCHING SPECIFICATIONS ($V_{GS} = 10\text{V}$) | | | | | | | |
| Turn-On Time | t_{ON} | $V_{DD} = 15\text{V}$, $I_D \cong 75\text{A}$, $R_L = 0.20$, $V_{GS} = 10\text{V}$, $R_{GS} = 6.8\Omega$ (Figures 16, 21, 22) | - | - | 72 | ns | |
| Turn-On Delay Time | $t_{d(ON)}$ | | - | 11 | - | ns | |
| Rise Time | t_r | | - | 37 | - | ns | |
| Turn-Off Delay Time | $t_{d(OFF)}$ | | - | 65 | - | ns | |
| Fall Time | t_f | | - | 42 | - | ns | |
| Turn-Off Time | t_{OFF} | | - | - | 160 | ns | |
| GATE CHARGE SPECIFICATIONS | | | | | | | |
| Total Gate Charge | $Q_{g(TOT)}$ | $V_{GS} = 0\text{V to }10\text{V}$ | $V_{DD} = 15\text{V}$, $I_D \cong 44\text{A}$, $R_L = 0.341\Omega$ $I_{g(REF)} = 1.0\text{mA}$ (Figures 14, 19, 20) | - | 44 | 52 | nC |
| Gate Charge at 5V | $Q_{g(5)}$ | $V_{GS} = 0\text{V to }5\text{V}$ | | - | 25 | 30 | nC |
| Threshold Gate Charge | $Q_{g(TH)}$ | $V_{GS} = 0\text{V to }1\text{V}$ | | - | 1.8 | 2.2 | nC |
| Gate to Source Gate Charge | Q_{gs} | | | - | 4.80 | - | nC |
| Gate to Drain "Miller" Charge | Q_{gd} | | | - | 13.50 | - | nC |
| CAPACITANCE SPECIFICATIONS | | | | | | | |
| Input Capacitance | C_{ISS} | $V_{DS} = 25\text{V}$, $V_{GS} = 0\text{V}$, $f = 1\text{MHz}$ (Figure 13) | - | 1650 | - | pF | |
| Output Capacitance | C_{OSS} | | - | 850 | - | pF | |
| Reverse Transfer Capacitance | C_{RSS} | | - | 200 | - | pF | |

Source to Drain Diode Specifications

| PARAMETER | SYMBOL | TEST CONDITIONS | MIN | TYP | MAX | UNITS |
|-------------------------------|----------|--|-----|-----|------|-------|
| Source to Drain Diode Voltage | V_{SD} | $I_{SD} = 44\text{A}$ | - | - | 1.25 | V |
| Reverse Recovery Time | t_{rr} | $I_{SD} = 44\text{A}$, $dI_{SD}/dt = 100\text{A}/\mu\text{s}$ | - | - | 71 | ns |
| Reverse Recovered Charge | Q_{RR} | $I_{SD} = 44\text{A}$, $dI_{SD}/dt = 100\text{A}/\mu\text{s}$ | - | - | 104 | nC |

Typical Performance Curves Unless Otherwise Specified




FIGURE 1. NORMALIZED POWER DISSIPATION vs CASE TEMPERATURE




FIGURE 2. MAXIMUM CONTINUOUS DRAIN CURRENT vs CASE TEMPERATURE

Typical Performance Curves Unless Otherwise Specified (Continued)




FIGURE 3. NORMALIZED MAXIMUM TRANSIENT THERMAL IMPEDANCE




FIGURE 4. PEAK CURRENT CAPABILITY





FIGURE 5. FORWARD BIAS SAFE OPERATING AREA



NOTE: Refer to Fairchild Application Notes AN9321 and AN9322.

FIGURE 6. UNCLAMPED INDUCTIVE SWITCHING CAPABILITY

Typical Performance Curves Unless Otherwise Specified (Continued)




FIGURE 7. TRANSFER CHARACTERISTICS




FIGURE 8. SATURATION CHARACTERISTICS




FIGURE 9. DRAIN TO SOURCE ON RESISTANCE vs GATE VOLTAGE AND DRAIN CURRENT




FIGURE 10. NORMALIZED DRAIN TO SOURCE ON RESISTANCE vs JUNCTION TEMPERATURE




FIGURE 11. NORMALIZED GATE THRESHOLD VOLTAGE vs JUNCTION TEMPERATURE




FIGURE 12. NORMALIZED DRAIN TO SOURCE BREAKDOWN VOLTAGE vs JUNCTION TEMPERATURE

Typical Performance Curves Unless Otherwise Specified (Continued)





FIGURE 13. CAPACITANCE vs DRAIN TO SOURCE VOLTAGE



NOTE: Refer to Fairchild Application Notes AN7254 and AN7260.

FIGURE 14. GATE CHARGE WAVEFORMS FOR CONSTANT GATE CURRENT




FIGURE 15. SWITCHING TIME vs GATE RESISTANCE




FIGURE 16. SWITCHING TIME vs GATE RESISTANCE

Test Circuits and Waveforms




FIGURE 17. UNCLAMPED ENERGY TEST CIRCUIT




FIGURE 18. UNCLAMPED ENERGY WAVEFORMS

Test Circuits and Waveforms (Continued)




FIGURE 19. GATE CHARGE TEST CIRCUIT




FIGURE 20. GATE CHARGE WAVEFORMS




FIGURE 21. SWITCHING TIME TEST CIRCUIT




FIGURE 22. SWITCHING TIME WAVEFORM

HUF76132P3, HUF76132S3S

PSPICE Electrical Model

SUBCKT HUF76132 2 1 3 ; REV May 1998

CA 12 8 2.35e-9
 CB 15 14 2.35e-9
 CIN 6 8 1.45e-9

DBODY 7 5 DBODYMOD
 DBREAK 5 11 DBREAKMOD
 DPLCAP 10 5 DPLCAPMOD

EBREAK 11 7 17 18 33.34
 EDS 14 8 5 8 1
 EGS 13 8 6 8 1
 ESG 6 10 6 8 1
 EVTHRES 6 21 19 8 1
 EVTEMP 20 6 18 22 1

IT 8 17 1

LDRAIN 2 5 1e-9
 LGATE 1 9 5.42e-9
 LSGATE 3 7 4.16e-9

MMED 16 6 8 8 MMEDMOD
 MSTRO 16 6 8 8 MSTROMOD
 MWEAK 16 21 8 8 MWEAKMOD

RBREAK 17 18 RBREAKMOD 1
 RDRAIN 50 16 RDRAINMOD 3.5e-4
 RGATE 9 20 2.61
 RLDRAIN 2 5 10
 RLGATE 1 9 54.2
 RLSOURCE 3 7 41.6
 RSLC1 5 51 RSLCMOD 1e-6
 RSLC2 5 50 1e3
 RSOURCE 8 7 RSOURCEMOD 6.5-3
 RVTHRES 22 8 RVTHRESMOD 1
 RVTEMP 18 19 RVTEMPMOD 1

S1A 6 12 13 8 S1AMOD
 S1B 13 12 13 8 S1BMOD
 S2A 6 15 14 13 S2AMOD
 S2B 13 15 14 13 S2BMOD


VBAT 22 19 DC 1

ESLC 51 50 VALUE={(V(5,51)/ABS(V(5,51)))*(PWR(V(5,51)/(1e-6*450),3))}

.MODEL DBODYMOD D (IS = 1.79e-12 IKF = 20 RS = 5.32e-3 TRS1 = 7e-4 TRS2 = 1.21e-6 CJO = 2.65e-9 TT = 3.24e-8 M = 4.2e-1 XTI=6)
 .MODEL DBREAKMOD D (RS = 8.25e-2 TRS1 = 9.12e-4 TRS2 = 8.14e-7)
 .MODEL DPLCAPMOD D (CJO = 1.3e-9 IS = 1e-30 N = 10 M = 6.1e-1)
 .MODEL MMEDMOD NMOS (VTO = 1.86 KP = 4 IS = 1e-30 N = 10 TOX = 1 L = 1u W = 1u RG = 2.61)
 .MODEL MSTROMOD NMOS (VTO = 2.2 KP = 120 IS = 1e-30 N = 10 TOX = 1 L = 1u W = 1u)
 .MODEL MWEAKMOD NMOS (VTO = 1.63 KP = 1e-1 IS = 1e-30 N = 10 TOX = 1 L = 1u W = 1u RG = 26.1 RS = 1e-1)
 .MODEL RBREAKMOD RES (TC1 = 9.97e-4 TC2 = 1.24e-7)
 .MODEL RDRAINMOD RES (TC1 = 7.2e-2 TC2 = 1e-4)
 .MODEL RSLCMOD RES (TC1 = 1.07e-3 TC2 = 1.25e-6)
 .MODEL RSOURCEMOD RES (TC1 = 1e-11 TC2 = 1e-11)
 .MODEL RVTHRESMOD RES (TC1 = -2e-3 TC2 = -9.2e-6)
 .MODEL RVTEMPMOD RES (TC1 = -1.08e-3 TC2 = 9.73e-7)
 .MODEL S1AMOD VSWITCH (RON = 1e-5 ROFF = 0.1 VON = -6.00 VOFF = -1.00)
 .MODEL S1BMOD VSWITCH (RON = 1e-5 ROFF = 0.1 VON = -1.00 VOFF = -6.00)
 .MODEL S2AMOD VSWITCH (RON = 1e-5 ROFF = 0.1 VON = 0.00 VOFF = 1.65)
 .MODEL S2BMOD VSWITCH (RON = 1e-5 ROFF = 0.1 VON = 1.65 VOFF = 0.00)

.ENDS

NOTE: For further discussion of the PSPICE model, consult **A New PSPICE Sub-Circuit for the Power MOSFET Featuring Global Temperature Options**; IEEE Power Electronics Specialist Conference Records, 1991, written by William J. Hepp and C. Frank Wheatley.



SPICE Thermal Model

REV May 1998

HUF76132

CTHERM1 th 6 5.00e-3
 CHERM2 6 5 1.18e-2
 CHERM3 5 4 15.5e-2
 CHERM4 4 3 1.85e-2
 CHERM5 3 2 2.00e-2
 CHERM6 2 tl 2.5e-2

RHERM1 th 6 1.51e-2
 RHERM2 6 5 1.51e-2
 RHERM3 5 4 3.03e-2
 RHERM4 4 3 6.05e-2
 RHERM5 3 2 1.81e-1
 RHERM6 2 tl 2.45e-1


SABER Thermal Model

SABER thermal model HUF76132

```

template thermal_model th tl
thermal_c th, tl
{
    ctherm.ctherm1 th 6 = 6.50e-3
    ctherm.ctherm2 6 5 = 1.18e-2
    ctherm.ctherm3 5 4 = 1.55e-2
    ctherm.ctherm4 4 3 = 1.85e-2
    ctherm.ctherm5 3 2 = 2.00e-2
    ctherm.ctherm6 2 tl = 2.50e-2

    rtherm.rtherm1 th 6 = 1.51e-2
    rtherm.rtherm2 6 5 = 1.51e-2
    rtherm.rtherm3 5 4 = 3.03e-2
    rtherm.rtherm4 4 3 = 6.05e-2
    rtherm.rtherm5 3 2 = 1.81e-1
    rtherm.rtherm6 2 tl = 2.45e-1
}
    
```



TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

| | | | | |
|--------------------------------------|---------------------|--------------------|---------------------|-----------------|
| ACEx™ | FACT™ | ImpliedDisconnect™ | PACMAN™ | SPM™ |
| ActiveArray™ | FACT Quiet Series™ | ISOPLANAR™ | POP™ | Stealth™ |
| Bottomless™ | FAST® | LittleFET™ | Power247™ | SuperSOT™-3 |
| CoolFET™ | FASTr™ | MicroFET™ | PowerTrench® | SuperSOT™-6 |
| CROSSVOLT™ | FRFET™ | MicroPak™ | QFET™ | SuperSOT™-8 |
| DOME™ | GlobalOptoisolator™ | MICROWIRE™ | QS™ | SyncFET™ |
| EcoSPARK™ | GTO™ | MSX™ | QT Optoelectronics™ | TinyLogic® |
| E ² C MOS™ | HiSeC™ | MSXPro™ | Quiet Series™ | TruTranslation™ |
| EnSigna™ | I ² C™ | OCX™ | RapidConfigure™ | UHC™ |
| Across the board. Around the world.™ | | OCXPro™ | RapidConnect™ | UltraFET® |
| The Power Franchise™ | | OPTOLOGIC® | SILENT SWITCHER® | VCX™ |
| Programmable Active Droop™ | | OPTOPLANAR™ | SMART START™ | |

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

| Datasheet Identification | Product Status | Definition |
|--------------------------|------------------------|---|
| Advance Information | Formative or In Design | This datasheet contains the design specifications for product development. Specifications may change in any manner without notice. |
| Preliminary | First Production | This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design. |
| No Identification Needed | Full Production | This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design. |
| Obsolete | Not In Production | This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only. |